EEL 4712
Midterm 2 – Spring 2011
VERSION 1

Name: ________________________________
UFID: ________________________________

Sign your name here if you would like for your test to be returned in class:

____________________________________

**IMPORTANT:**
- Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.
- As always, the best answer gets the most points.

**COVER SHEET:**

<table>
<thead>
<tr>
<th>Problem#</th>
<th>Points</th>
<th>Total:</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 (6 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 (6 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 (8 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4 (10 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 (12 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 (6 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7 (6 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 (12 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9 (30 points)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 (4 points)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Solution**

**Regrade Info:**
ENTITY entity_name IS
PORT ( input_name : IN STD_LOGIC;
   input_vector_name : IN STD_LOGIC_VECTOR(high downto low);
   bidir_name : INOUT STD_LOGIC;
   output_name : OUT STD_LOGIC);
END entity_name;

ARCHITECTURE a OF entity_name IS
SIGNAL signal_name : STD_LOGIC;
BEGIN
   -- Process Statement
   -- Concurrent Signal Assignment
   -- Conditional Signal Assignment
   -- Selected Signal Assignment
   -- Component Instantiation Statement
END a;

   instance_name: component_name PORT MAP (component_port => connect_port,
      component_port => connect_port);

WITH expression SELECT
   signal <= expression WHEN constant_value,
   expression WHEN constant_value,
   expression WHEN constant_value,
   expression WHEN constant_value,
   signal <= expression WHEN boolean_expression ELSE
   expression WHEN boolean_expression ELSE
   expression;

IF expression THEN
   statement;
   statement;
ELSIF expression THEN
   statement;
   statement;
ELSE
   statement;
   statement;
END IF;

CASE expression IS
WHEN constant_value =>
   statement;
   statement;
WHEN constant_value =>
   statement;
   statement;
WHEN OTHERS =>
   statement;
   statement;
END CASE;

<generate_label>: FOR loop_id IN range GENERATE
   -- Concurrent Statement(s)
END GENERATE;

type identifier is type_definition;

subtype identifier is subtype_indication;
1) (5 points) Block RAMs on FPGA generally only support synchronous reads. Explain why the following code will not be inferred as block RAM, and also mention how to change the code so that block RAM is inferred during synthesis.

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ram is
port (clk : in std_logic;
      we : in std_logic;
      rd_addr : in std_logic_vector(4 downto 0);
      wr_addr : in std_logic_vector(4 downto 0);
      data_in : in std_logic_vector(3 downto 0);
      data_out : out std_logic_vector(3 downto 0));
end ram;

architecture syn of ram is
begin
  process (clk)
  begin
      if (clk'event and clk = '1') then
          if (we = '1') then
              RAM(to_integer(unsigned(wr_addr))) <= data_in;
          end if;
      end if;
  end process;

  data_out <= RAM(to_integer(unsigned(rd_addr)));
end syn;
```

This is an asynchronous read. To be inferred as block RAM, it should occur on the rising clock edge (i.e., synchronously).
2) a. (2 points) Write a VHDL type declaration called MY_ARRAY that creates a 2D array with 5 rows and 10 columns, where each element is a 16-bit std_logic_vector.

```
type MY_ARRAY is array (0 to 5, 0 to 10) of std_logic_vector(15 downto 0);
```

b. (2 points) Write a VHDL type declaration called MY_ARRAY that creates a 2D array with unconstrained ranges for each dimension, where each element is a 16-bit std_logic_vector.

```
type MY_ARRAY is array (natural range<> , natural range<> ) of std_logic_vector(15 downto 0);
```

c. (2 points) Using the type from part b, instantiate an object of type MY_ARRAY with 10 rows and 20 columns.

```
signal example : MY_ARRAY (0 to 10, 0 to 20);
```

d. (2 points) Which of the following, if any, are legal VHDL array declarations (pre-2008)?

```
type MY_ARRAY is array (natural range<> , natural range<> ) of std_logic_vector  
```

```
type MY_ARRAY is array (natural range<> , 0 to 50) of std_logic_vector   
```

```
type MY_ARRAY is array (0 to 100, 0 to 50) of std_logic_vector 
```

None
3) a. (5 points) For the VGA lab, you were required to display the image in 5 different locations. Given an image that is 128x128 and a screen resolution of 640x480, define the constants that specify the pixel boundaries when displaying the image centered vertically, but horizontally aligned with the left side of the screen. Show your work.

constant X_START : integer := 0
constant X_END : integer := 127
constant Y_START : integer := \( \frac{480}{2} - \frac{128}{2} = 176 \)
constant Y_END : integer := \( \frac{480}{2} + \frac{128}{2} - 1 = 303 \)

b. (5 points) In class, I explained that the VGA control signals needed to be delayed to align with the output of the ROM. Explain why these signals would not be aligned without the delay registers.

The ROM uses a synchronous read, which causes a one cycle delay.
4) (10 points) Map the following circuit onto 4-input, 2-output LUTs by drawing shapes around each portion of the circuit that is mapped to an individual LUT.

5) (5 points) What is the maximum number of gates that can be implemented in a 4-input, 2-output LUT?

   a. $2^4$ gates
   b. $4^2$ gates
   c. $2^4 * 2$ gates
   d. $4^2 * 2$ gates
   e. other

   There is no maximum
6) (10 points) Briefly describe the purpose of each of the following components:

Switch box: connects row and column routing tracks

Connection box: connects CLB I/O to routing tracks

Routing tracks: wires used to communicate between components

7) a. (13 points) Create an FSMD that implements the following pseudo-code. Do not write VHDL and instead leave the FSMD in graphical form (i.e., state machine with corresponding operations in each state). Make sure to specify all operations and state transitions. Note that "input" and "output" are I/O. Assume there is also a go signal that starts the FSMD (i.e. the circuit waits at the beginning until go is asserted) and a done signal that is asserted when the output is valid.

```plaintext
n = input;
i = 3;
x = 1;
y = 1;
while (i <= n) {
    temp = x+y;
    x = y;
y = temp;
i ++;
}
output = y;
```
b. (13 points) Convert the previous FSMD into VHDL using the 1-process FSMD model:

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity FSMD is
  port |
    clk : in std_logic;
    rst : in std_logic;
    go : in std_logic;
    done : out std_logic;
    input : in std_logic_vector(7 downto 0);
    output : out std_logic_vector(7 downto 0);
  end FSMD;

architecture ONE_PROCESS of FSMD is

  type state_type is (S_WAIT_FOR_GO, S_INIT, S_LOOP_COND, S_LOOP_BODY, S_DONE);
  signal state : state_type;
  signal n, i, x, y : unsigned(7 downto 0);

begin

  process(clk, rst)
  begin
    variable temp : unsigned(7 downto 0);
    begin
      if (rst = '1') then
        state <= S_WAIT_FOR_GO;
        output <= (others => '0');
        done <= '0';
        n <= (others => '0');
        i <= (others => '0');
        x <= (others => '0');
        y <= (others => '0');
      elsif (rising_edge(clk)) then
        case state is
          when S_WAIT_FOR_GO =>
            n <= unsigned(input);
            if (go = '1') then
              done <= '0';
              state <= S_INIT;
            end if;
          when S_INIT =>
            i <= to_unsigned(3, i'length);
            x <= to_unsigned(1, i'length);
            y <= to_unsigned(1, i'length);
            state <= S_LOOP_COND;
          when S_LOOP_COND =>
            if (i <= n) then
              state <= S_LOOP_BODY;
            else
              state <= S_DONE;
            end if;
      end case;
    end if;
  end process;
end ONE_PROCESS;
```
end if;
when S_LOOP_BODY =>
  temp := x; y;
  x <= y;
  y <= temp;
  i <= i + 1;
  state <= S_LOOP_COND;
when S_DONE =>
  output <= std_logic_vector(y);
  done <= '1';
  state <= S_WAIT_FOR_GO;
when others => null;
end case;
end if;
end process;
end ONE_PROCESS;
c. (13 points) For the same pseudo-code, create a datapath capable of executing the code (ignore the controller in this step.)
d. (13 points) For the datapath in the previous step, draw an FSM capable of controlling the datapath to perform the pseudo-code. In each state of the FSM, show the values of control signals that configure the FSM to do the corresponding operations.