EEL 4712 Midterm 1 – Spri	ng 2014	Name:			
VERSION 1		UFID:			
Sign your name here if you would like for your test to be returned in class:					
IMPORTANT:Please be neat and write (or draw) carefully. If we cannot read it with a					
reasonable effort, it is assumed wrong. • As always, the best answer gets the most points.					
		goto tilo			
COVER SHEET:					
Darlet and	D. C. C.				
Problem#: 1 (15 points)	Points				
2 (7 points)			Total:		
3 (15 points)					
4 (6 points)					
5 (6 points)					
6 (20 points)					
7 (10 points)					
8 (16 points)					
9 (5 points)	5				
Regrade Info:					

```
ENTITY _entity_name IS
PORT( input_name, __input_name : IN STD_LOGIC;
__input_vector_name : IN STD_LOGIC_VECTOR(__high downto low);
__bidir_name, __bidir_name : INOUT STD_LOGIC;
 output name, output name : OUT STD LOGIC);
END __entity_name;
ARCHITECTURE a OF __entity_name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
-- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a;
__instance_name: __component_name PORT MAP (__component_port => __connect port,
__component_port => __connect_port);
WITH __expression SELECT
__signal <= __expression WHEN __constant_value,
__expression WHEN __constant_value,
expression WHEN __constant_value,
expression WHEN __constant_value;
 _signal <= _expression WHEN _boolean_expression ELSE _expression WHEN _boolean_expression ELSE
__expression;
IF expression THEN
 statement;
 statement;
ELSIF expression THEN
 statement;
 statement;
ELSE
__statement;
  statement;
END IF;
CASE __expression IS
WHEN __constant_value =>
__statement;
  statement;
WHEN constant value =>
__statement;
 statement;
WHEN OTHERS =>
__statement;
 statement;
END CASE;
<generate label>: FOR <loop id> IN <range> GENERATE
-- Concurrent Statement(s)
END GENERATE;
type array_type is array(__upperbound downto __lowerbound);
```

1) (15 points) Fill in the following behavioral VHDL to implement the illustrated circuit. Assume that clk and rst connect to every register. All wires and operations are *width* bits. Ignore overflow from the adders.

```
in1
                                                                                      in2
                                                                                                in3
library ieee;
use ieee.std_logic_1164.all;
                                                                          Reg
                                                                                      Reg
use ieee.numeric_std.all;
entity test1 is
  generic (
    width : positive := 8);
  port (
    clk, rst          : in std_logic;
in1, in2, in3 : in std_logic_vector(width-1 downto 0);
    clk, rst
    out1, out2 : out std_logic_vector(width-1 downto 0));
                                                                                            Reg
end test1;
architecture BHV of test1 is

↓ out2

↓ out1
```

```
begin
  process(clk, rst)
begin
  if (rst = '1') then

elsif (rising_edge(clk)) then
```

```
end if;
end process;
```

2) (7 points) Draw the circuit that will be synthesized from the following sequential logic description. You can omit the clk and rst signals. Just show registers and arithmetic operations. For partial credit add signal labels to inputs, outputs, and registers.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity test2 is
 generic (
   width : positive := 8);
 port (
   clk, rst : in std logic;
   in1, in2, in3 : in std logic vector(width-1 downto 0);
   output : out std_logic_vector(2*width-1 downto 0));
end test2;
architecture BHV of test2 is
 signal a1, a2 : std logic vector(width-1 downto 0);
begin
 process(clk, rst)
   variable mult out : unsigned(2*width-1 downto 0);
   if (rst = '1') then
     a1 <= (others => '0');
     a2 <= (others => '0');
   elsif (rising edge(clk)) then
      a1 <= in3;
      a2 \le a1;
      mult out := unsigned(in1) * unsigned(in2);
      output <= std_logic_vector(mult_out + unsigned(a2));</pre>
   end if;
  end process;
end BHV;
```

3) (15 points) Identify the violation of the synthesis coding guidelines for combinational logic.

```
library ieee;
use ieee.std logic 1164.all;
entity combtest is
 port (
       in1 : in std logic vector(1 downto 0);
      in2 : in std logic;
      out1 : out std_logic_vector(3 downto 0);
      out2 : out std_logic_vector(1 downto 0));
end combtest;
architecture BHV of combtest is
begin
      process(in1, in2)
      begin
             case in1 is
               when "00" =>
                    out1 <= "0001";
                    if (in2 = '1') then
                     out2 <= "01";
                    end if;
               when "01" =>
                    out1 <= "0010";
                    if (in2 = '1') then
                     out2 <= "10";
                    end if;
               when "10" =>
                    out1 <= "0100";
                    if (in2 = '1') then
                     out2 <= "11";
                    end if;
               when "11" =>
                    out1 <= "1000";
                    if (in2 = '1') then
                     out2 <= "00";
                    end if;
               when others => null;
             end case;
      end process;
end BHV;
```


- 4) (6 points) You are creating a 4-input priority encoder, where for each independent input, the entity produces a unique output with the higher inputs receiving higher priority. E.g. when input(3) and input(1) are both asserted, the output corresponds to input(3).
 - a. How many *if-elsif* conditions are required to specify this behavior?
 - b. How many when statements within a case statement are required?

5) (6 points) Describe the compilation error that will occur when synthesizing the following code (there are no syntax errors):

```
library ieee;
use ieee.std logic 1164.all;
entity test is
 port(
   in1, in2 : in std logic;
   output : out std logic vector(3 downto 0));
end test;
architecture WITH_SELECT of test is
begin
     with in1 select
          output <= "0000" when '0',
                         "0010" when others;
     with in2 select
           output <= "1000" when '0',
                 "0110" when others;
end WITH SELECT;
```

6) (20 points) Fill in the provided code to create the illustrated structural architecture using a series of pre-existing A and B components. Use the component declarations for A and B to determine their I/O. Make sure to use the for-generate loop for the four A instances. Make sure to declare any required internal signals.

```
library ieee;
use ieee.std logic 1164.all;
entity test3 is
 port (
   input : in std_logic_vector(3 downto 0);
   output : out std_logic);
architecture STR of test3 is
  component A
   port (
     input : in std_logic;
      output : out std logic);
  end component;
  component B
   port (
      input : in std_logic_vector(3 downto 0);
      output : out std_logic);
  end component;
begin
  U LOOP: for i in 0 to 3 generate
    U A : A port map (
      input =>
      output =>
      );
  end generate U_LOOP;
  U B : B port map (
    input =>
   output =>
   );
end STR;
```



7) (10 points) When doing timing simulations, you use a vho file that defines the same entity file.			
	a. How is the vho file different from the vhd file?		
	b. What is the purpose of the sdo file?		
8)	a. (6 points) Define the block generate (BG) output of a 4-bit carry-lookahead adder in terms of the propagate signal (p_i) and generate signal (g_i) of each bit i .		
	b. (4 points) What practical limitation prevents carry lookahead adders from actually providing a constant propagation delay for different widths?		
	c. (6 points) True/False. The area requirements of a carry lookahead adder increase linearly with input width.		
9)	5 free points for having to take a test at 8:30am.		