EEL 4712 Midterm 2 – Spring 2018 VERSION 1 Name: _____

UFID:_____

Sign here to give permission for your test to be returned in class, where others might see your score:

IMPORTANT:

• Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.

• As always, the best answer gets the most points.

COVER SHEET:

Problem#:	Points
1 (12 points)	
2 (8 points)	
3 (16 points)	
4 (20 points)	
5 (20 points)	
6 (20 points)	
Free	4

Total:

Regrade Info:

 a. (4 points) In the VGA lab, the ROM stored blocks that were displayed as 2x2 pixels to the screen. For blocks consisting of 16x16 pixels, show the row and column addressing logic as a function of the h_count and v_count for an image that is displayed at the top-left of the screen.

Row addr = v_count / 16

Col addr = h_count / 16

b. (4 points) Briefly describe the purpose of the horizontal sync signal in the VGA lab.

To control the drawing of individual rows

c. (4 points) What is the purpose of a MIF file?

To initialize RAM/ROM contents

2. (8 points) You are designing a circuit that controls a display with a signal similar to h_sync in the VGA lab. This signal must be held low for $1.1 \,\mu s$ (1100 ns) and then high for $5.2 \,\mu s$ (5200 ns), which then repeats indefinitely. For a 50 MHz clock, show the corresponding counter values for the rising edge and falling edge of the signal. Assume that a timer value of 0 corresponds to the beginning of the low section.

50 MHz clock = 20 ns clock period

Rising edge count = 1100/20 = 55

Falling edg count = (1100+5200) / 20 = 315

3. a. (4 points) What is the relationship between number of inputs and the number of SRAM bits in a LUT? Assume a single output.

Exponential, 2ⁱ

b. (4 points) Other than the reconfigurable interconnect, *name* three resources provided by existing FPGAs.

DSPs, LUTs, CLBs, block RAM, I/O, PCIe, clock trees, serial transceivers

c. (4 points) The carry chain between LUTs in a CLB is frequently used for what type of resource?

Ripple carry adder

d. (4 points) Why do CLBs provide a mux to select between a FF and a LUT output?

To support both combinational and sequential logic

(20 points) Fill in the code to implement the following Moore finite state machine (FSM) using the 2-process FSM model. Assume that INIT is the initial state. Transitions without conditions are always taken. Use the next page if extra room is needed.

```
a = '1
                                                                         a = '0'
                                              STATE1
                                                          a = '0'
                                  a = '1'
                                           output = "0110"
                                                                 STATE3
                         INIT
                                                              output = "1000"
                     output = "0000"
                                              STATE2
                                           output = "0001"
                                   a = '0'
                                                              a = '1'
library ieee;
use ieee.std_logic_1164.all;
entity fsm is
    port (
        clk, rst : in std_logic;
                  : in std_logic;
         а
         output : out std_logic_vector(3 downto 0)
         );
end fsm;
architecture PROC2 of fsm is
    type STATE_TYPE is (INIT, STATE1, STATE2, STATE3);
    signal state, next_state : STATE_TYPE;
begin
    process(clk, rst)
    begin
         if (rst = '1') then
             state <= INIT;</pre>
         elsif (rising_edge(clk)) then
             state <= next_state;</pre>
         end if;
    end process;
    process(state, a)
    begin
         next state <= state;</pre>
         case state is
             when INIT =>
                 output <= "0000";</pre>
                  if (a = '1') then
                      next_state <= STATE1;</pre>
                  else
                      next state <= STATE2;</pre>
                  end if;
             when STATE1 =>
```

5. (20 points) Create an FSMD that implements the following pseudo-code. Do not write VHDL and instead leave the FSMD in graphical form (i.e., state machine with corresponding operations in each state).

```
Inputs: go (std_logic), N (std_logic_vector)
Outputs: result (std_logic_vector), done (std_logic)
// reset values for outputs
done = 0; result = 0;
while (1) {
        while (go == 0);
        done = 0;
        x = 0;
        i = 1;
        nReg = N; // store input N into a register
        while (i <= nReg) {
    x = x + (2*i) - 1;
    i = i + 1;</pre>
        }
        result = x;
        done = 1;
while (go == 1);
                                                90=0
                                                 90=1
                                          x=0
             90=0
                                             =/
                                         done=0
nReg=1
                                               =n
                      ; 7 nReg
                                              il=nReg
                                         x=x+ 2ki
             result =x
            done=1
                                            = i+1
                     g0=1
```

}

6. (20 points) Draw an FSM capable of controlling the illustrated datapath to perform the pseudo-code in question 5, by assigning or reading from the underlined control signals. The controller should have an additional input for go (not shown in the datapath). Note that the controller specifies the done status through ctrl_done, but that the datapath connects this signal to the actual done output. Assume that left mux inputs have a select value of 1. <u>Do not write any VHDL code</u>, just show the FSM and control signals. Be sure to mention default signal values to save space. NOTE: this FSM might have different states than your FSMD in problem 5.

