Name: _____

EEL 4712 Midterm 3 – Spring 2016 VERSION 1

UFID:______

Sign here to give permission for your test to be returned in class, where others might see your score:

IMPORTANT:

• Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.

• As always, the best answer gets the most points.


COVER SHEET:

	Points	
L (5 points)		
2 (5 points)		Total:
3 (5 points)		
4 (5 points)		
5 (5 points)		
6 (5 points)		Regrade Info:
7 (5 points)		
3 (5 points)		
) (5 points)		
LO (14 points)		
L1 (5 points)		
L2 (6 points)		
L3 (5 points)		
L4 (5 points)		
L5 (20 points)		

1) (5 points) Show the synthesized FPGA circuit for a VHDL architecture that uses tristates to allow 8 potential sources for a single wire.

8x1 mux

- 2) (5 points) Metastability is generally unavoidable in which of the following situations (circle all that apply).
 - a. Clock-domain crossing
 - b. Finite state machines
 - c. Asynchronous inputs to a register
 - d. Communication within a single clock domain
 - e. Combinational logic
 - f. Technology mapping
- 3) (5 points) At what points in the following circuit will metastability eventually occur?



4) a. (2.5 points) What synchronizer should be used to synchronize multiple bits across clock domains when throughput **is not** important?

Handshake (or mux recirculation)

b. (2.5 points) What synchronizer should be used to synchronize multiple bits across clock domains when throughput <u>is</u> important?

5) (5 points) To perform a subtract without a borrow, what instruction must the assembly code include right before the SBCR instruction?

SETC

6) (5 points) For load instructions using absolute addressing, where is the data stored that will be loaded into the accumulator register?

In memory at the address specified by the 2nd and 3rd bytes of the instruction

7) (5 points) For load/store instructions using immediate addressing, where is the data stored that will be loaded into the accumulator register?

In the 2nd byte of the instruction

8) (5 points) For a SP that is currently set to 0x0100, what would be the SP after three call instructions (assume there are no return instructions in between the calls).

0x00FA

9) (5 points) Consider the situation where we have added a timer peripheral to the small8 external bus that is memory mapped to address 0x1000. This timer provides 8-bit values that specify how many seconds have elapsed since the last time the peripheral was read. Write an assembly program using the small8 instruction set that reads from this peripheral and outputs the value to outport 0. Use whatever assembly syntax you want.

LDAA 0x1000 STAA 0xFFFE

10) (14 points) Create a memory initialization file for the following assembly code. Add a comment to show the beginning of each instruction and each variable in memory. *Break your answer up into two columns and/or use the following page.*

INPORTO INPORT1 OUTPORTO			EQU EQU EQU	\$FFFE \$FFFF \$FFFE
BEGIN:				
22011.	LDAA		INPOF	νт0
	STAR		D	
	LDAA		INPOF	XT1
	ANDR LDAA		D MASK	
	ANDR			
	BEQA		D SKIP	
	SBCR		D	
SKIP:	ADCR		D	
	STAA		OUTPO	ORT0
LOOP:				
	SETC		TOOD	
	BCSA		LOOP	
* Data	Area			
MASK:			\$55	
	END		BEGIN	1
Depth Width Addres Data_r % Prog	= 8; s_rac adix ram H	di2 =	hex;	
Conten				
Begi	n			
0000		0	T D 7 7	TNDODWO
0000 :		010	LDAA	INPORT0
0000 : 0001 : 0002 •	88; FE;	olo	LDAA	INPORT0
0002 :	88; FE; FF;			
0002 : 0003 : 0004 :	88; FE; FF; F1; 88;			
0002 :	88; FE; FF; F1; 88;			INPORTO
0002 : 0003 : 0004 : 0005 : 0006 :	88; FE; FF; F1; 88; FF; FF;	olo olo	STAR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 :	88; FE; FF; F1; 88; FF; FF;	olo olo	STAR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 :	88; FE; F1; 88; FF; FF; 32; 88;	olo olo	STAR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 :	88; FE; F1; 88; FF; FF; 32; 88; 17;	olo olo olo olo	STAR LDAA ANDR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 :	88; FE; F1; 88; FF; FF; 32; 88; 17;	olo olo olo olo	STAR LDAA ANDR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 000A : 000B :	<pre>88; FE; FF; F1; 88; FF; FF; 32; 88; 17; 00; B2;</pre>	olo olo olo olo	STAR LDAA ANDR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 000A : 000B : 000C :	88; FE; F1; 88; FF; 32; 88; 17; 00; B2; 0F;	olo olo olo olo	STAR LDAA ANDR LDAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 000A : 000B : 000C : 000D :	<pre>88; FE; FF; F1; 88; FF; 32; 88; 17; 00; B2; 0F; 00;</pre>	0/0 0/0 0/0 0/0	STAR LDAA ANDR LDAA BEQA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 000A : 000B : 000C : 000D :	<pre>88; FE; FF; F1; 88; FF; 32; 88; 17; 00; B2; 0F; 00; 11;</pre>	0/0 0/0 0/0 0/0 0/0	STAR LDAA ANDR LDAA BEQA SBCR	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 000A : 000B : 000C : 000D :	<pre>88; FE; FF; F1; 88; FF; 32; 88; 17; 00; B2; 00; 11; 01;</pre>	0/0 0/0 0/0 0/0 0/0	STAR LDAA ANDR LDAA BEQA SBCR ADCR	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 000A : 000B : 000C : 000D : 000E : 000F :	<pre>88; FE; FF; F1; 88; FF; 32; 88; 17; 00; B2; 0F; 00; 11; 01;</pre>	ماہ ماہ ماہ ماہ ماہ ماہ ماہ	STAR LDAA ANDR LDAA BEQA SBCR ADCR	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0008 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; FF; F1; 88; FF; 32; 88; 17; 00; B2; 0F; 00; 11; F6; FE;</pre>	ماہ ماہ ماہ ماہ ماہ ماہ ماہ	STAR LDAA ANDR LDAA BEQA SBCR ADCR	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0008 : 0008 : 0000 : 00000 : 00000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; FF; F1; 88; FF; 32; 88; 17; 00; B2; 0F; 00; 11; F6; FF;</pre>	olo olo olo olo olo olo olo olo	STAR LDAA ANDR LDAA BEQA SBCR ADCR STAA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0000 : 00000 : 00000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; F1; 88; FF; 32; 88; 17; 00; 82; 00; 11; FE; F8; F1; 88; FF; 88; FF; 88; FF; 88; 88; 88; FF; 88; FF; FF</pre>	olo olo olo olo olo olo olo olo	STAR LDAA ANDR LDAA BEQA SBCR ADCR STAA SETC	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0000 : 00000 : 00000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; F1; 88; FF; 32; 88; 17; 00; 82; 00; 11; FE; F8; F1; 88; 17; 11; 88; 17; 11; 88; 17; 11; 88; 17; 12; 88; 17; 13; 88; 17; 14; 14; 14; 14; 14; 14; 14; 14; 14; 14</pre>	olo olo olo olo olo olo olo olo olo	STAR LDAA ANDR LDAA BEQA SBCR ADCR STAA SETC	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0008 : 0008 : 0008 : 0000 : 00000 : 00000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; F1; 88; FF; 32; 88; FF; 32; 88; FF; 32; 88; 7; 00; 82; 00; 11; FE; F8; F1; 88; 7; 90; 82; 7; 80; 7; 80; 7; 80; 7; 7; 80; 7; 7; 80; 7; 7; 80; 7; 7; 7; 80; 7; 7; 7; 80; 7; 7; 80; 7; 7; 7; 80; 7; 80; 7; 80; 7; 7; 80; 7; 80; 7; 80; 7; 7; 80; 7; 80; 7; 80; 7; 80; 7; 80; 7; 7; 80; 7; 80; 7; 80; 7; 80; 7; 80; 7; 7; 80; 7; 80; 7; 80; 7; 80; 7; 7; 80; 7; 7; 80; 7; 7; 80; 7; 7; 7; 80; 7; 7; 7; 7; 7; 7; 7; 7; 7; 7; 7; 7; 7;</pre>	ماہ	STAR LDAA ANDR LDAA BEQA SBCR ADCR STAA SETC BCSA	INPORT1
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0000 : 00000 : 00000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; F1; 88; FF; 32; 88; FF; 32; 88; FF; 00; 82; 01; 01; FE; F8; F1; 88; FF; 55;</pre>	ماه	STAR LDAA ANDR LDAA BEQA SBCR ADCR STAA SETC BCSA MASK	INPORT1 MASK
0002 : 0003 : 0004 : 0005 : 0006 : 0007 : 0008 : 0009 : 0008 : 0008 : 0008 : 0008 : 0008 : 0000 : 00000 : 00000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 : 0000 :	<pre>88; FE; F1; 88; FF; 32; 88; FF; 32; 88; FF; 00; 82; 01; 01; FE; F8; F1; 88; FF; 55;</pre>	ماه	STAR LDAA ANDR LDAA BEQA SBCR ADCR STAA SETC BCSA MASK	INPORT1 MASK

11) (5 points) Describe what happens when the following VHDL code is simulated:

```
process(count)
begin
```

```
count <= count + 1;</pre>
```

end process;

Infinite simulation loop, simulation will freeze and report that and iteration limit was reached

12) a. (3 points) Create a constrained array type in VHDL with 100 elements, where each element is 32 bits.

type my_array is array (0 to 99) of std_logic_vector(31 downto 0);

b. (3 points) Create an unconstrained array type in VHDL where each element is 16 bits. Instantiate a signal of this type with 500 elements.

type my_array is array (natural range <>) of std_logic_vector(15 downto 0); signal x : my_array(0 to 499);

- 13) (5 points) Given a solution space with the following implementations, which of the solutions are <u>not</u> Pareto optimal? If they are all Pareto optimal, state that.
 - a. Area: 1000 LUTs, Time: 8s
 - b. Area: 2000 LUTs, Time: 9s
 - c. Area: 3000 LUTs, Time: 8.5s
 - d. Area: 4000 LUTs, Time: 6s
 - e. Area: 5000 LUTs, Time: 4s
- 14) (5 points) **True or false**: the single point shown in the design space provides enough information to conclude that any solution in the gray region is not Pareto optimal. Explain your answer if necessary.

Area

True



15) a. (8 points) For the following code, create a schedule for the provided datapath. Ignore muxes, registers, and other glue logic. Like the examples in class, assume that address calculations are done *without* using the specified resources (i.e., address calculations cost nothing). Do not change the code. List any assumptions.

Datapath

2 adders 1 comparator

4 multipliers

1 memory for b[] (can read 4 elements/cycle)

1 memory for a[] (can write 1 element/cycle)

```
for (int i=0; i < 1000000; i++) {
    a[i] = b[i]*411 + c[i]*215 + d[i]*24 + e[i]*17;
}</pre>
```

- 0) i=0
- 1) i < 1000000, load[bi], load[ci], load d[i], load e[i]
- 2) b[i]*411, c[i]*215, d[i]*24, e[i]*17
- 3) 1^{st} add, 3^{rd} add
- 4) Middle add, i++
- 5) Store a[i], return to 1)

b. (4 points) What is the execution time in total cycles based on your schedule from part a? Show your work.

1 + 5*1000000 = 5000001

c. (4 points) For a pipelined implementation of this datapath, what is the approximate execution time in total cycles?

6 + 999999 = 1000005

d. (4 points) What is the name of the optimization that performs multiple iterations of a loop at the same time?

Loop unrolling