
EEL 4712	•	Name:	Sclution	
Midterm 2 – Spring 2014 VERSION 1		Name:	20191101	<del> </del>
VERSION 1		UFID:		
Sign your name her	e if you would like fo	or your test to be re	turned in class:	
			_	
<ul> <li>IMPORTANT:</li> <li>Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.</li> </ul>				
• As always, the best answer gets the most points.				
COVER SHEET:				
Problem#:	Points			
1 (10 points) 2 (6 points)			Total:	
3a (6 points)				
3b (6 points)		Ĺ		
4 (18 points)				
5a (20 points)				
5b (15 points)				
5c (15 points)				
6 (4 points)	4			
Regrade Info:				


```
ENTITY _entity_name IS

PORT(__input_name, __input_name : IN STD_LOGIC;
__input_vector_name : IN STD_LOGIC_VECTOR(__high downto __low);
  _bidir_name, __bidir_name : INOUT STD_LOGIC;
  output_name, __output_name : OUT STD_LOGIC);
END __entity_name;
ARCHITECTURE a OF __entity_name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
- Process Statement
- Concurrent Signal Assignment
-- Conditional Signal Assignment
- Selected Signal Assignment
- Component Instantiation Statement
END a;
   instance_name: __component_name PORT MAP (__component_port => __connect_port,
 component_port => __connect_port);
WITH __expression SELECT
   _signal <= __expression WHEN __constant_value,
   expression WHEN __constant_value,
   expression WHEN __constant_value,
   expression WHEN __constant_value;
   signal <= __expression WHEN __boolean_expression ELSE
   expression WHEN __boolean_expression ELSE
   _expression;
 IF expression THEN
 _statement:
   statement;
 ELSIF __expression THEN
 __statement;
   statement;
 ELSE
 __statement;
   statement;
 END IF;
 CASE __expression IS
 WHEN __constant_value =>
  __statement;
    statement;
 WHEN constant_value =>
   statement;
    statement;
  WHEN OTHERS =>
   statement;
    statement;
  END CASE;
  <generate_label>: FOR <loop_id> IN <range> GENERATE
  -- Concurrent Statement(s)
  END GENERATE;
  type __identifier is type_definition;
  subtype __identifier is subtype_indication;
```

1) (10 points) Assume you are given an FPGA that consists of the following CLB structures:



Map the following circuit onto these CLBs by drawing rectangles to represent CLBs. Use the minimum number of CLBs.



- 2) (6 points) Connection boxes and switch boxes are used for which of the following (only choose one):
  - (a) Configuring the internals of a DSP unit to perform different operations
  - (b) Connecting LUTs within CLBs (e.g., carry chains)
  - (c) Providing reconfigurable interconnect between CLBs, DSPs, block RAMs, and I/O
  - (d) Implementing addressing logic for distributed RAM components
  - (e) Distributing clock signals without timing problems


3) a. (6 points) For a 25 MHz clock, what is the range of a counter (e.g., the number of cycles to count) that determines when 100 ms have elapsed?

$$Count = 25 \times 10^6 \frac{\text{cycles}}{5} \times .15$$

$$= 25 \times 10^5$$

b. (6 points) You are designing a circuit with a 50 MHz input clock that generates an output clock pulse when an asynchronous control input (e.g., a button) has been asserted for 1 second. However, it is not possible to guarantee that the input has been asserted for exactly 1 second. **Briefly** explain why and show the minimum range of absolute error.

4) (18 points) Fill in the code to implement the following Moore finite state machine (FSM), using the 2-process FSM model. Assume that if an edge does not have a corresponding condition, that edge is always taken on a rising clock edge. Assume that SO is the start state. Use the next page if extra room is needed.



```
library ieee;
use ieee.std_logic_1164.all;
entity fsm is
 port (
   clk, rst, , x : in std logic;
                   : out std logic vector(1 downto 0));
end fsm;
architecture PROC2 of fsm is
 type STATE_TYPE is (SO, S1, S2, S3);
 signal state, next state : STATE TYPE;
begin
 process(clk, rst)
 begin
   if (rst = '1') then
             state <= 50;
   elsif (clk'event and clk = '1') then
           state (= next-state:
   end if;
 end process;
               x, state
 process (
 begin
            next state ==state;
           cose state is
                 when so =7
y = "00";
                      if (x = '1') then
                           next-state = 51,
                      end if
```

when 51=7

y = "01";

if (x = '10 Hun

next state 1= 5);

else

next state 2= 53;

end if;

when 52 = 7

y = "10";

next state 2 = 50;

when 53 = 7


y = "11";

next state 2 = 5);


when others 7 null;

end process;
end PROC2;

5) a. (20 points) Create an FSMD that implements the following pseudo-code. **Do not write VHDL** and instead leave the FSMD in graphical form (i.e., state machine with corresponding operations in each state). Make sure to specify all operations and state transitions. Note that output, go, num, dem, and done are I/O.




b. (15 points) For the same pseudo-code, create a datapath capable of executing the code (ignore the controller in this step). Make sure to show all control signals (i.e., mux select signals, register load signals, comparator output signals). Make sure to include a register for *num*, *den*, *output*, and *done* in addition to other registers you might need. To make things easier, I don't recommend sharing resources. **Do not write any code**, **just show the datapath**. If you do any non-obvious optimization, make sure to explain.



c. (15 points) For the datapath in the previous step, draw an FSM capable of controlling the datapath to perform the pseudo-code. In each state of the FSM, show the values of your control signals from the previous step that configure the datapath to do the corresponding operations. Assume that *go* is an input to the controller. Hint: to save yourself time, try to use the same states as the FSMD, and just change the operations to the corresponding control signals. List default values for control signals to save time: Do not write any VHDL code, just show the FSM and control signals. Be sure to mention default signal values to save space.

$$\frac{\text{defuses}}{\text{aliselens}} = 0$$
all  $|dir = 0|$ 



6) 4 free points for a long test.

