
EEL 4712 Midterm 3 – Spring 2012 VERSION 1		2012		Name:	Solution)	
			UFID:				
Sign your na	me her	e if you would li	ike for your	test to be re	eturned in class:		
						· ·	
 IMPORTANT: Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong. As always, the best answer gets the most points. 							
COVER	SHE	ET:					
Problem#:	P	oints					
1 (6 points)				[
2 (10 points	s)		***	Т	otal:		
3 (5 points)							
4 (5 points)							
5 (5 points)							
6 (12 points)							
7 (6 points)							
8 (12 points							
9 (5 points)							
10 (5 points							
11 (25 poin							
12 (5 points	5)			,			
Regrade Info:							
		•					


```
PORT(__input_name, __input_name : IN STD_LOGIC;
 input_vector_name : IN STD_LOGIC_VECTOR(__high downto __low);
__bidir_name, __bidir_name : INOUT STD_LOGIC;
  output_name, __output_name : OUT STD_LOGIC);
END __entity_name;
ARCHITECTURE a OF __entity_name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a;
  _instance_name: __component_name PORT MAP (__component_port => __connect_port,
component_port => __connect_port);
WITH __expression SELECT
__signal <= __expression WHEN __constant_value,
 expression WHEN __constant_value,
expression WHEN __constant_value,
expression WHEN __constant_value;
__signal <= __expression WHEN __boolean_expression ELSE
 expression WHEN __boolean_expression ELSE
  expression;
IF __expression THEN
  statement;
  _statement;
ELSIF __expression THEN
__statement;
  _statement;
ELSE
  _statement;
  statement;
END IF;
CASE __expression IS WHEN __constant_value =>
  statement;
  statement:
WHEN __constant_value =>
__statement;
  statement;
WHEN OTHERS =>
__statement;
  _statement;
END CASE;
<generate_label>: FOR <loop_id> IN <range> GENERATE
- Concurrent Statement(s)
END GENERATE;
```

ENTITY _entity_name IS

1) (5 points) For a call instruction at address 0x30, show the state of the stack after the call but before the corresponding return. You can omit any data that was on the stack prior to the call instruction. Instead of showing an explicit address in the stack pointer, just point to the top of the stack.



2) a. (5 points) For the following buses, show the synthesized circuit for an FPGA. Be sure to show inputs and outputs for all entities connected to the bus.



b. (5 points) What potential problem will be identified during synthesis for the circuit in part a?


combinational loop

3) (5 points) True/False. A dual-flop synchronizer addresses metastability problems by waiting one cycle to guarantee that the metastable output has stabilized.

4) (5 points) Name two situations where the input to a flip-flop may change during the setup and hold window.

5) (5 points) In what unique situation can a dual-flop synchronizer be used to synchronize multiple bits?

6) (12 points) Show where synchronizers should be used in the following schematic to handle all communication across clock domains. Make sure to label the type of synchronizer. You do not need to show how the synchronizer is implemented.



(6 points) Briefly describe what will happen while simulating the following 2-process FSMD.
 Identify the problematic line(s) of code, if any.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity fsmd is
  port( clk : in std_logic;
    rst : in std_logic;
         go : in std_logic;
         done : out std_logic);
architecture bhy of fsmd is
  type STATE_TYPE is (S START, S COUNT, S DONE);
  signal state, next_state : STATE_TYPE;
                             : unsigned(3 downto 0);
  signal count
  constant MAX COUNT VAL : natural := 10;
begin
  process (clk, rst)
  begin
    if (rst = '1') then
    state <= S START;
elsif (clk = '1' and clk'event) then</pre>
      state <= next_state;</pre>
    end if;
  end process;
  process(go, state, count
  begin
    case state is
      when S START =>
        done <= '0';
        count <= to_unsigned(1, count'length);</pre>
        if (go = '0') then
          next_state <= S_START;</pre>
        else
          next state <= S COUNT;
        end if;
      when S_COUNT =>
                                 infinite simulation loop
       count <= count + 1;
        if (count = MAX_COUNT_VAL) then
          next_state <= S_DONE;
        else
          next_state <= S_COUNT;</pre>
        end if;
      when S_DONE =>
                    <= to_unsigned(MAX_COUNT_VAL, count'length);</pre>
                    <= '1<sup>+</sup>;
        done
        next_state <= S_DONE;</pre>
      when others => null;
    end case;
 end process;
end bhv;
```


8) (12 points) Create a memory initialization file for the following assembly code. Add a comment at the beginning of each instruction. You will likely need to break your answer up into two columns to fit on the page.

```
EQU
                SFFFE
INPURTO
                                       000E 88 //LDAA
OUTPORTO
           EQU
                                       OUCF : 23
BEGIN:
      LDAA
           INPORTO
           COUNT
      STAA
                                      0010:00
AGAIN:
      LDAA
           VALUE
                                      poll I FB // DECA
      CLRC
      RORC
                                      0017: FG//STAN
      STAA
           VALUE
      LDAA
           COUNT
                                      0013:23
      DECA
           COUNT
      STAA
                                      0014:00
      BNEA
           AGAIN
      LDAA
           VALUE
                                      OUIS: BY // BNEA
           OUTPORT0
      STAA
                                      0016:06
 INFINITE_LOOP:
      CLRC
                                      0017:00
           INFINITE LOOP
      BCCA
                                      DUIS: 88 // LDAR
 * Data Area
                                      0019:22
VALUE: dc.b
           SAA
 COUNT: ds.b
                                      001A:00
           BEGIN
      END
                                      OUIB: FG //STAA
 Depth = 256;
                                      OUIC TEAC
 Width = 8;
                                      0010: FF
 Address_radix = hex;
 Data radix = hex;
                                      UDIE: FG 1/CLRC
 % Program RAM Data %
 Content
                                      OOIF : BO MBCCA
  Begin
 0000: 88; // LOAA
                                      0026:1B
 0001; FE;
                                      001100
000): FF;
                                      0022: AA // VALUE
0003: FG: 1/STAA
                                      0023:01 // count
0004; 23
0005:00
0006: 88 //LOAA
0007: 22
0008:00
0009: F9 //CLRC
                                                      ..OOFF] : 00;
                                                End;
OUUM: 62 MRORL
000B: F6 /1STAA
```

000 C. 22

0000: 00

9) (5 points) For the set of implementations shown below, circle the implementations that are Pareto optimal. List any assumptions.



10) (5 points) Although loop unrolling (wide parallelism) and pipelining (deep parallelism) can sometimes achieve the same performance, briefly explain why loop unrolling by itself might not be Pareto optimal.

pipelining uses fewer resources

11) a. (20 points) For the following pseudo-code, create a non-pipelined implementation. List the datapath resources and the corresponding schedule. You do not need to show all datapath connections, just the computational resources. Assume all memory accesses take 1 cycle. Assume all operations take 1 cycle, except for the divide, which takes 5 cycles. Show the estimated execution time in cycles assuming the if branch is always taken. If your schedule is non-obvious, make sure to explain.

```
float q_val = q[50];
float m_val = m[50];
for (k=0; k < 10000; k++)
      float diff = q[k] - q_val;
      float diff3 = diff * diff * diff;
      if (diff3 < 0) diff3 = diff3 * -1.0;
      a[i] = m_val*m[k]*diff / diff3;
```

Schedule #:

```
1) load 2-val
```

2) load m-val, K=0

3) K < 10000, load g[K]

q[K]-q-val, load m[K]

diff x diff

diff * diff

diff3 (0

diff3 x-1

m-val * m[k]

* diff


11-15) / diff 3

16) store a Ci), K++, go to 3)

Datapath 🏂



b. (5 points) Assume you are given a pipelined datapath that implements the loop in part a. The pipeline has a latency of 32 cycles and does not use any unrolling. What is the execution time in cycles when using this pipeline?



12) (5 points) Application design productivity using HDLs is an order of magnitude lower than approaches for other devices (CPUs, GPUs). What is the name of the research area that aims to enable FPGA design from high-level languages?

high-level synthesis

