		,
EEL 4712 Midterm 2 – Spr VERSION 1	ing 2011	Name:
		UFID:
Sign your name here if you would like for your test to be returned in class:		
<ul> <li>IMPORTANT:</li> <li>Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.</li> <li>As always, the best answer gets the most points.</li> </ul>		
COVER SH	EET:	
Problem#:	Points	
1 (6 points)		
2 (6 points)		Total:
3 (8 points)		
4 (10 points)		
5 (12 points)		
6 (6 points)		
7 (6 points)		Solution
8 (12 points)		
9 (30 points)		
10 (4 points)		
Regrade Info:		
	·	

```
ENTITY _entity_name IS
PORT(_input_name, __input_name : IN STD_LOGIC;
_input_vector_name : IN STD_LOGIC_VECTOR(_high downto __low);
  output_name, __output_name : OUT STD_LOGIC);
END __entity_name;
ARCHITECTURE a OF __entity_name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
-- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a:
__instance_name: __component_name PORT MAP (__component_port => __connect_port,
__component_port => __connect_port);
WITH __expression SELECT
__signal <= __expression WHEN __constant_value,
__expression WHEN __constant_value,
__expression WHEN __constant_value,
  expression WHEN __constant_value;
  _signal <= __expression WHEN __boolean_expression ELSE
__expression WHEN __boolean_expression ELSE
__expression;
IF __expression THEN
__statement;
  statement;
ELSIF __expression THEN
__statement;
  statement:
ELSE
  _statement;
  _statement;
END IF;
CASE __expression IS
WHEN __constant_value =>
__statement;
  _statement;
WHEN __constant_value =>
__statement;
  statement;
WHEN OTHERS =>
__statement;
   statement:
END CASE;
<generate_label>: FOR <loop_id> IN <range> GENERATE
-- Concurrent Statement(s)
END GENERATE;
type __identifier is type_definition;
subtype __identifier is subtype_indication;
```

 (5 points) Block RAMs on FPGA generally only support synchronous reads. Explain why the following code will not be inferred as block RAM, and also mention how to change the code so that block RAM is inferred during synthesis.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity ram is
 port (clk
                  : in std_logic;
                  : in std logic;
       we
                  : in std_logic_vector(4 downto 0);
        wr_addr
                  : in std_logic_vector(4 downto 0);
                  : in std_logic_vector(3 downto 0);
        data in
                  : out std_logic_vector(3 downto 0));
        data out
end ram;
architecture syn of ram is
 type ram_type is array (31 downto 0) of std_logic_vector (3 downto 0);
  signal RAM : ram type;
begin
 process (clk)
 begin
    if (clk'event and clk = '1') then
      if (we = '1') then
       RAM(to_integer(unsigned(wr_addr))) <= data_in;</pre>
      end if;
   end if;
 end process;
 data_out <= RAM(to_integer(unsigned(rd_addr)));</pre>
end syn;
```

This is an asynchronous read. To be inferred as block RAM, it should occur on the rising cluck edge (i.e. synchronously).

2) a. (2 points) Write a VHDL type declaration called MY\_ARRAY that creates a 2D array with 5 rows and 10 columns, where each element is a 16-bit std\_logic\_vector.

type MY-ARRAY is array (0 to 5, 0 to 10) of std-basic-vector (15 downto 0),

b. (2 points) Write a VHDL type declaration called MY\_ARRAY that creates a 2D array with unconstrained ranges for each dimension, where each element is a 16-bit std\_logic\_vector.

type MYLARRAY is acrey (natural range 2), natural range 2), natural range 2) of sthe logic vector (15 down to 0),

c. (2 points) Using the type from part b, instantiate an object of type MY\_ARRAY with 10 rows and 20 columns.

signal example: MY\_ARRAY(0+010,0+,00);

d. (2 points) Which of the following, if any, are legal VHDL array declarations (pre-2008)?

type MY\_ARRAY is array (natural range<>, natural range<>) of std\_logic\_vector
type MY\_ARRAY is array (natural range<>, 0 to 50) of std\_logic\_vector
type MY\_ARRAY is array (0 to 100, 0 to 50) of std\_logic\_vector

none

3) a. (5 points) For the VGA lab, you were required to display the image in 5 different locations. Given an image that is 128x128 and a screen resolution of 640x480, define the constants that specify the pixel boundaries when displaying the image centered vertically, but horizontally aligned with the left side of the screen. Show your work.

constant X\_START : integer :=

constant X\_END : integer := 1) 7


constant Y\_START : integer := 480/1 - 108/1 = 176

constant Y\_END : integer := 480/2 + 128/2 - 1 = 303

b. (5 points) In class, I explained that the VGA control signals needed to be delayed to align with the output of the ROM. Explain why these signals would not be aligned without the delay registers.

The ROM uses a synchronous read, which causes a one cycle delay,

4) (10 points) Map the following circuit onto 4-input, aoutput LUTs by drawing shapes around each portion of the circuit that is mapped to an individual LUT.



- 5) (5 points) What is the maximum number of gates that can be implemented in a 4-input, 2output LUT?

  - a. 2<sup>4</sup> gates
    b. 4<sup>2</sup> gates
    c. 2<sup>4</sup>\*2 gates
  - d. 4<sup>2</sup>\*2 gates
  - (e.) other

There is no maximum


6) (10 points) Briefly describe the purpose of each of the following components:

Switch box: Connects row and column routing tracks

Connection box: connects CLB I/O to routing tracks

Routing tracks: wires used to communicate between components


7) a. (13 points) Create an FSMD that implements the following pseudo-code. Do not write VHDL and instead leave the FSMD in graphical form (i.e., state machine with corresponding operations in each state). Make sure to specify all operations and state transitions. Note that "input" and "output" are I/O. Assume there is also a go signal that starts the FSMD (i.e. the circuit waits at the beginning until go is asserted) and a done signal that is asserted when the output is valid.



## b. (13 points) Convert the previous FSMD into VHDL using the 1-process FSMD model:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity FSMD is
 port (
           : in std_logic;
   clk
           : in std_logic;
   rst.
   go
          : in std logic;
   done : out std_logic;
    input : in std_logic_vector(7 downto 0);
    output : out std_logic_vector(7 downto 0));
end FSMD;
architecture ONE PROCESS of FSMD is
  type state_type is (S_WAIT_FOR_GO, S_INIT, S_LOOP_COND, S_LOOP_BODY, S_DONE);
  signal state : state_type;
  signal n, i, x, y : unsigned(7 downto 0);
begin
 process(clk, rst)
    variable temp : unsigned(7 downto 0);
  begin
    if (rst = '1') then
      state <= S_WAIT_FOR_GO;</pre>
      output <= (others => '0');
      done <= '0';
     n \le (others => 101);
      i <= (others => '0');
      x \le (others => 101);
      y <= (others => '0');
    elsif (rising_edge(clk)) then
      case state is
        when S WAIT FOR GO =>
          n <= unsigned(input);</pre>
          if (go = '1') then
            done <= '0';
            state <= S INIT;</pre>
          end if;
        when S_INIT =>
                <= to_unsigned(3, i'length);</pre>
                <= to_unsigned(1, i'length);
                <= to_unsigned(1, i'length);
          У
          state <= S_LOOP_COND;
        when S_LOOP_COND =>
          if (i \le n) then
            state <= S LOOP BODY;
          else
            state <= S_DONE;
```

c. (13 points) For the same pseudo-code, create a datapath capable of executing the code (ignore the controller in this step.



d. (13 points) For the datapath in the previous step, draw an FSM capable of controlling the datapath to perform the pseudo-code. In each state of the FSM, show the values of control signals that configure the FSM to do the corresponding operations.

