IMPORTANT:

- Please be neat and write (or draw) carefully throughout the test. If we cannot read it with a reasonable effort, it is assumed wrong.
- As always, the best answer gets the most points.

1. Miscellaneous. (10 total)

(a) Clock debouncing using a shift register and a clock divider

Design a switch debouncing circuit using a clock divider and a shift register (with an AND gate) with the following assumptions:

- The bouncing period of a switch is determined to be 8 milli-seconds.
- The system clock is 20 MHz
- The clock divider is designed using 16 flip-flops.


What is the minimum number of flip-flops can be used for the shift register that will "cover" the bounding period of the switch?

sec 3 ff's minimum



(b) VGA display calculation:

hcount = 0vcount = 0




For Lab 5, assuming the board clock frequency is 20 MHz, what constant should be use to HSYNC_END? For credit, please show work.


(For credit, show work here.) $H5YNC_END = D + E + B = 25.17 + 0.94 + 3.77 = 29.88 \text{ Mpc}$ $Uack T = \frac{1}{20 \times 10^6} = 50 \text{ ms}$ in needs $\frac{29.88 \times 10^6}{50 \times 10^9} = 597.6$

2. ASM/VHDL. Given below is a timing diagram (functional simulation) showing the desired timings among the states and signals of a controller.





(a) Construct an ASM diagram that will produce the above behavior.



(b) Complete the VHDL specification (on the next page) of your ASM diagram. Please don't change the structure of the code. In other words, you have to use the second CASE **statement** to implement the conditional and unconditional outputs. (10 pts.)

ENTITY Test2P2 IS

PORT (

-- Resetue is active low-STD_LOGIC; Clock, Resetn, InX : IN :OUT STD_LOGIC); OutY, OutZ END Test2P2;

2(b) ARCHITECTURE ASMArch OF Test2P2 IS TYPE ASMstateType IS (S0, S1, S2); -- User defined signal type SIGNAL state: ASMstateType; PROCESS (Reset n , Clack) -- state transitions **BEGIN** IF Resetn = '0' THEN State <= \$2; ELSIF (Clock EVENT AND Clock=11') THEN CASE state IS WHEN S0 => IF InX = '0' THEN state <= 50; ELSE state <= 52; ENDIF; WHEN S1 => state <= 52; WHEN S2 => IF InX='0' THEN State <= 50; ELSE state <= 51; END IF; **END CASE:** END IF; **END PROCESS**; PROCESS (state, In X) -- conditional and uncond, outputs OUTY = '0'; -- all outputs defaults to '0' BEGIN CASE state IS - You have to use this CASE statement for the outputs. WHEN S0 => WHEN S1 => DUTY <= 1'; OVTZC=''

IF In X = 'O' THEN OUTY < = '')

END CASE;

CESS:

END PROCESS ;

END ASMArch:




3. <u>VHDL / ASM.</u> Given the VHDL specification, draw the corresponding ASM chart. (<u>Put ASM</u> chart on the next page.)

```
ENTITY Prob3 IS
   PORT ( Clock, ResetA, ResetB, EN : IN STD_LOGIC ;
                             :OUT STD_LOGIC);
           RegLD, WE, SEL
END Prob3;
ARCHITECTURE ASMArch OF Prob3 IS
   SIGNAL state: STD_LOGIC_Vector (1 DOWNTO 0);
   CONSTANT A: STD_LOGIC Vector (1 DOWNTO 0):= "01";
   CONSTANT B: STD_LOGIC_Vector (1 DOWNTO 0):= "11";
   CONSTANT C: STD_LOGIC_Vector (1 DOWNTO 0):= "00"; CONSTANT D: STD_LOGIC_Vector (1 DOWNTO 0):= "10";
BEGIN
   PROCESS (state, ResetB, EN)
   BEGIN
           RegLD <= '0';
           WE <= '0';
           CASE state IS
                  WHEN A =>
                          IF ResetB = '1' AND EN = '1' THEN RegLD <= '1'; END IF;
                  WHEN B =>
                          RegLD <= '1';
                  WHEN C =>
                          RegLD <= '1';
                          IF ResetB = '0' AND EN = '1' THEN WE <= '1'; END IF;
                  WHEN OTHERS =>
           END CASE:
   END PROCESS;
   SEL <= '1' WHEN (state = "11") OR (state = "00" AND ResetB = '0' AND EN = '0') ELSE '0';
   PROCESS (ResetA, Clock) -- State transitions
   BEGIN
           IF ResetA = '0' THEN
                  state <= B;
           ELSIF (Clock'EVENT AND Clock = '1') THEN
                  CASE state IS
                          WHEN A =>
                                 IF ResetB = '1' THEN state <= A;
                                 ELSIF EN = '0' THEN state <= C;
                                 ELSE state <= "11":
                                 END IF:
                          WHEN B =>
                                 IF ResetB = '1' THEN state <= A;
                                 ELSE state <= "10";
                                 END IF;
                          WHEN "00" =>
                                 IF ResetB = '1' THEN state <= A;
                                 ELSE state <= D;
                                 END IF;
                          WHEN D =>
                                 state <= A;
                          WHEN OTHERS =>
                                 state <= A;
                  END CASE;
           END IF:
   END PROCESS;
```


3. (Continued)

(a) Put the ASM chart for Problem 3 here.




(b) Is ResetA synchronous or asynchronous? (circle one)
Is ResetB synchronous or asynchronous? (circle one)

4. AltSynRam Problem



5. FIR filter ASM problem



You are to design the <u>controller</u> of following component to fill the Input RAM for a Lab 6 FIR filter (from Location 0 to Location 256). Note that the Input RAM plays the same role as the Input ROM in Lab 6.

- The controller will wait until it receives a RDY = '1' from the Lab 6 FIR filter, then it will proceed to fill the Input RAM.
 - It will check to see if the FIFO is empty
 - If empty = '1', it will wait.
 - If empty = '0',
 - It will request a 32-bit value from the FIFO (set rdreq = '1'). The next value in the FIFO will be outputed from the FIFO q[31..0] at the next active clock transition.
 - This value should be written into the next location in the Input RAM.
 - This will be done until the Input RAM is full (256 locations), <u>each time making sure the FIFO is not empty</u>.
- When finished, it will signal the Lab 6 FIR filter by setting Start = '1' and return to the Wait state.

Note:

Function of the FIFO:

- rdrea:
 - 0: The output q[31..0] will hold the last value outputted from the FIFO.
 - 1: The next value in the FIFO will be outputed from the FIFO q[31..0] at the next active clock transition.
- empty:
 - 0: The FIFO is not empty (there are some values in it).
 - 1: The FIFO is empty.

5. continued

(a) Complete the block diagram of the Controller, specifying all the Controller inputs and Controller outputs.

Toutholler

RDY Start


Junadhess rang

empty usin

ctn CAR

th EN

(b) Put the ASM chart for the Controller here.



Name	

6. FIR filter Datapath component, using GENERATE statement

(a) Shown on the next page is the example code that we discussed in class. Modify the code to make it into a set of 32 multipliers. You can make the changes right on the code on the next page.

You can assume that coeff(32 DOWNTO 1) have been defined and assigned for you to use.

(b) Assume that we want to complete the 32-bit Datapath component, give me the code required to implement the required 32-bit shift registers to produce reg(32 DOWNTO 1).

Restriction: You cannot use PORT MAP statements for this part. (Hint: Purcess of the part)

(Put your answer here, including any new TYPE or SIGNAL definitions)

PROCESS (CLK) BEGIN IF (CLK'EVENT AND CLK="1") THEN myloop: FOR i IN 1 TO 31 LOOP reg(i) <= reg(i+1) reg(32) <= Input;

c) Continuing with the 32-bit Datapath component, give me the code required to implement the NEXT level of adders (i.e., you don't have to implement the other levels of adders).

· Restriction: This time, you have to PORT MAP statements for this part

(Put your answer here, including any new TYPE or SIGNAL definitions) TYPE arrangelity Signals 15 MRRAY(16 DOWNTOI) OF Signal Vectors; 516NAL addendent : arrang/60f Signals;

adders: FOR i IN 1 to 16 GENERATE adderlineng: adder PORT MAP (dutaa => mout(2*1-1), latab => mout (2*1), result => adderOut(i)); END GENERATE adding;

Name			
Name -			

-- snippet of code to demonstrate Multi-dimensional arrays and GENERATE statement ARCHITECTURE struct OF datapath IS

-- Definition of other components

```
COMPONENT multiplier IS
```

PORT (clock : IN STD LOGIC:

dataa : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
result: OUT STD_LOGIC_VECTOR(31 DOWNTO 0));

END COMPONENT;

COMPONENT adder IS

PORT (clock

: IN STD LOGIC;

dataa

: IN STD_LOGIC_VECTOR (31 DOWNTO 0); : IN STD_LOGIC_VECTOR (31 DOWNTO 0);

datab result

OUT STD LOGIC VECTOR (31 DOWNTO 0));

END COMPONENT;

SUBTYPE signalVectors IS STD_LOGIC_VECTOR(31 DOWNTO 0); TYPE array4OfSignals IS ARRAY(4 DOWNTO 1) OF signalVectors; TYPE array5OfSignals IS ARRAY(5 DOWNTO 1) OF signalVectors;

TYPE arrang320f Signals 15 MARAY (32 DOWNTO 1) OF signal Vactors

SIGNAL coeff: array32OfSignals; -- You can assume that coeff(32 DOWNTO 1) have -- been defined and assigned for you to use.

SIGNAL reg: array OfSignals; -- reg(4 DOWNTO 1) are outputs of the 4 registers -- reg(5) is the input to the left-most registers

SIGNAL mout: array#OfSignals;

BEGIN

-- shift register code

mults: FOR i IN 1 to # GENERATE

32

multArray: multiplier PORT MAP (clock=>clk, dataa=>coeff(i),

datab=>reg(i), result=>mout(i));

END GENERATE mults:

-- code for adders

END struct;