

FALL

Name Solution

Summary Sheet:

Problem: Points:

1 (8 pts)	
2 (22 pts)	
3 (17 pts)	
4 (22 pts)	
5 (15 pts)	
6. (16 pts)	

Total

Re-Grade Information:

IMPORTANT:


- Please be neat and write (or draw) carefully throughout the test. If we cannot read it with a reasonable effort, it is assumed wrong. As always, the best answer gets the most points.

1. Miscellaneous.

(a) VGA display calculation;

hcount = 0
vcount = 0
here

8 pts.



For Lab 5, assuming the board clock frequency is 100 MHz, what constant should be use for H_DISPLAY_END? For credit, please show work.

(For credit, show work here.)

3683 (answer) (4 pts.)

$$H_DISPLAY_END = A - E = 37.77 - 0.94 \mu s = 36.83 \mu s$$

$$T = \frac{1}{100 \text{ MHz}} = 10 \text{ ns}$$

$$\frac{36.83 \mu s}{100 \text{ ns}} = 3683$$

(b) For credit, show work. For Lab 6, assume the latency for the multiplier components is 6 clock cycles, the adders 10 clock cycles, and the rest of the datapath (memory, shift register, etc.) 7 clock cycles. Also assume that there are 10,000,000 words in the input stream (a new input word is inputted every clock cycle). The board clock frequency is 25 MHz. (4 points)

How many nanosec before the first result is outputted?

$$7 + 6 + 10 + 10 = 33 \text{ clock cycles} \quad \frac{1320}{\text{nsec}}$$

$$33 \times 40 \text{ ns} = 1320 \text{ ns}$$

How many clock cycles before the second result is outputted?

34 clock cycles

How many clock cycles before all the results are outputted?

$$33 + (10,000,000 - 1) \quad \frac{10,000,032}{\text{clock cycles}}$$



latency to process all data

2. **ASM and VHDL.**

22 pts.

- (a) Shown in Figure 1(next page) is the VHDL specification of a ASM controller. Analyze the VHDL code and complete the following timing diagram: Specify the values for state (0, 1, 2, or 3), and outputs P, Q, Y, and Z. Note that there are two timing diagrams, each is **independent** of the other. For the last one, the initial state is given (as state = 3).

Please show delays.



```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
```

```
ENTITY T2Prob1 IS
    PORT (    Clock, Resetn, X, R, S : IN    STD_LOGIC ;
            P, Q, Y, Z : OUT  STD_LOGIC ) ;
END T2Prob1 ;
```

```
ARCHITECTURE Behavior OF T2Prob1 IS
    SIGNAL state : STD_LOGIC_Vector (1 DOWNT0 0);
```

```
BEGIN
    PROCESS ( Resetn, Clock )
```

```
        IF Resetn = '0' THEN
            state <= "00";
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            CASE state IS
```

state transition

```
                WHEN "01" =>
                    IF S = '0' THEN state <= "11";
                    ELSE state <= "00";
                    Q <= '1';
                END IF;
                WHEN "11" =>
                    state <= "01";
                WHEN "00" =>
                    IF X = '0' THEN state <= "00";
                    ELSE state <= "11";
                    END IF;
                WHEN OTHERS =>
                    state <= "00";
            END CASE;
```

-- Note: Q is an output

```
        END IF;
    END PROCESS;
```

```
        P <= '1' WHEN state = "01" ELSE '0';
```

outputs


```
        PROCESS (state, R, S)
        BEGIN
```

```
            Y <= '0';
            Z <= '0';
            CASE state IS
                WHEN "01" =>
                    IF S = '0' THEN Y <= '1';
                    ELSE Z <= '1';
                    END IF;
                WHEN "11" => IF R = '1'
                    THEN Y <= '1';
                    END IF;
                WHEN OTHERS =>
```

```
            END CASE;
        END PROCESS;
```


```
END Behavior ;
```

Figure 1. To be used for problem 2



output of a flipflop

-- P is an output



Q is an output of a flipflop. ∴ it is one clock cycle later.*

3. Cyclone II Logic Element (LE)

PROCESS (IN1, IN2, IN3)

BEGIN

CASE IN1 IS

WHEN '0' =>

Z1 <= IN2 AND IN3;

WHEN OTHERS =>

Z1 <= IN2 OR IN3;

END CASE;

IF (Clock'EVENT AND Clock = '1') THEN

IF IN4 = '0' THEN Z2 <= '0';

ELSIF IN1 = '1' THEN Z2 <= IN3;

END IF;

END IF;


END IF;

END PROCESS;

combinational

IN1	IN2	IN3	Z1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Figure 2-3. LE in Normal Mode



Given the above PROCESS block, implement it in the above Cyclone II logic element (LE). Put your answers below. Each signal should be connected to 0, 1, X ("don't care"), NC (for not connected), or a signal name. If it is "don't care", you must put X (not 0 or 1).

(A) 0

(B) IN4

(C) 00

(D) X

(E) clock

(F) IN1 or IN4

(G) 1

(H) 1


(I) 0

Contents of LUT:

IN1	IN2	IN3	X1	X2	X3	X4	Y
0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	0	0	1	0	0
0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1
1	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	0
1	0	1	0	0	1	0	0
1	1	0	0	0	0	0	0
1	1	0	0	0	1	0	0
1	1	1	0	0	0	0	0
1	1	1	0	0	1	0	0

4. AltSynRam Problem


22 pts.



Complete the following timing diagram.

Assume all flip-flops are initialized to '0'.


Both RAM's has the same data (ramdat.mif).



*write conflict
either ok*

15 pts.

5. Using altsyncram to implement a FIFO (First-in-first-out) component



sclr: synchronous clear to "empty" the FIFO

rdreq:

- 0: The output q[31..0] will hold the last value outputted from the FIFO.
- 1: The next value in the FIFO will be outputted from the FIFO q[31..0] at the next active clock transition.

wrreq:

- 0: The output q[31..0] will hold the last value outputted from the FIFO.
- 1: data[31:0] will be written in next location in the FIFO at the next active clock transition. (Output q[31:0] will hold last value outputted.)


empty:

- 0: The FIFO is not empty (Some inputted values have not been outputted).
- 1: The FIFO is empty. If a "rdreq" is asserted, then "junk" data will be outputted.

(a) Give me the VHDL statement(s) to produce the "empty" output. (3 pts.)

```
IF wraddress = rdaddress
THEN empty <= '1';
ELSE empty <= '0';
END IF;
```

(b) Complete the design of the FIFO by making the required connections below (For clarity, use labels when appropriate). Add any logic if necessary. (12 pts.)



6. FIR filter Datapath component, using GENERATE statement

16 pts.

Shown on the next page is the example code that we discussed in class for a 4-stop FIR filter.

- (a) Give me the code required to implement the required 4-bit shift registers to produce reg(4 DOWNT0 1). (6 pts.)

- Restriction: you have to GENERATE and PORT MAP statements for this part.

- Assume that you have the following component:


COMPONENT dff IS

PORT (clock : IN STD_LOGIC;

d : IN STD_LOGIC);

q: OUT STD_LOGIC);

END COMPONENT;



- Important note: reg(0) is the input to the reg(1) flip-flops which contain the most recent data - reg(0) should be connected to the datapath input signal named "inData".

(Put your answer here, including any new TYPE or SIGNAL definitions)

```
regs: FOR i IN 1 TO 4 GENERATE
  ffs: dff PORT MAP(clock => clock,
    d => reg(i-1), q => reg(i));
END GENERATE;
reg(0) <= inData;
```

- (b) Give me the code required to implement all the adders of the FIR filter datapath component, producing the datapath output signal named "result". (8 pts.)

- Restriction: When possible, you have to GENERATE and PORT MAP statements.


(Put your answer here, including any new TYPE or SIGNAL definitions)

```
add2: FOR i IN 1 TO 2 GENERATE
  adds: adder PORT MAP(clock => clock,
    dataa => mout(2*i-1),
    datab => mout(2*i),
    result => adderOUT(i));
END GENERATE;
```

```
bottomadd: adder PORT MAP(clock => clock,
  dataa => adderOUT(1);
  datab => adderOUT(2);
  result => dpathOUT);
```

(c) Given the following decimal number -10.6875 (which is -1010.1011 in binary), convert it to the IEEE 754 floating-point format: (2 pts.)

- Bit 31: sign bit
- Bits 30-23: exponent (with a bias of 127 = 111 1111 in binary)
- Bits 22-0: mantissa



-- snippet of code to demonstrate Multi-dimensional arrays and GENERATE statement

ARCHITECTURE struct OF datapath IS

-- Definition of other components

COMPONENT multiplier IS

```
PORT ( clock : IN STD_LOGIC;
      dataa : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      datab : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      result: OUT STD_LOGIC_VECTOR(31 DOWNTO 0) );
```

END COMPONENT;

COMPONENT adder IS

```
PORT ( clock      : IN STD_LOGIC ;
      dataa       : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      datab      : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      result      : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) );
```

END COMPONENT;

SUBTYPE signalVectors IS STD_LOGIC_VECTOR(31 DOWNTO 0);

TYPE array4OfSignals IS ARRAY(4 DOWNTO 1) OF signalVectors;

TYPE array5OfSignals IS ARRAY(4 DOWNTO 0) OF signalVectors;

SIGNAL coeff: array4OfSignals;

SIGNAL reg: array5OfSignals; -- reg(4 DOWNTO 1) are outputs of the 4 registers
 -- reg(0) is the input to the flip-flops with the most recent data

SIGNAL mout: array4OfSignals;

BEGIN

-- Assume that coeff(4 DOWNTO 1) have been assigned here for your use.

-- shift register code

mults: FOR i IN 1 to 4 GENERATE

```
    multArray : multiplier PORT MAP (clock=>clk, dataa=>coeff(i),
                                     datab=>reg(i), result=>mout(i));
```

END GENERATE mults;

-- code for adders

END struct;