
1. VHDL specification.

22 pts.

Complete the VHDL specification (below and on the next page) for the following circuit:



#### Notes:

- REG is an 8-bit storage register with an asynchronous CLR and synchronous LD inputs (CLR has priority over LD).
- There are eight 2-to-1 MUX's.
- · INCR functions as follows:
  - If inc = 0, F <= 0,
  - If inc = 1, F <= X + 1 (i.e., increment X).
- · All signals are active high.
- (a) Complete the following Entity declaration for the Prob1 Module: (2 pts)

LIBRARY ieee:

USE ieee.std\_logic\_1164.ALL;

USE ieee.std\_logic\_unsigned.all;

**ENTITY Prob2 IS** 

-- Declare **ZOut** to be an **OUT** signal type.

PORT(CLR, LD, CLOCK, SEL, EN: IN STD\_LOGIC;
In Data: IN STD\_LOGIC\_VECTOR (7 DOWNTO 0);

ZOUT: OUT STD\_LOGIC\_VECTOR (7 DOWNTO 0));

### **END Prob1**;

(b) On the next page, complete the architecture section to specify the behavior of the Prob1 Module in behavioral VHDL. (20 pts.)

Notes: Follow exactly the requirements below

- Every statement must be inside a PROCESS statement (you can use any number of PROCESS statements).
- IF and simple assignment statements only.
- The best answer gets the most points.

```
ARCHITECTURE behaviorArch OF Prob1 IS
```

SIGNAL REGQ, FOUT: STD\_LOGIC\_VECTOR (7 DOLUNTO 0);

BEGIN **PROCESS BEGIN** 

-- You must use a WAIT UNTIL statement to specify REG

WAIT UNTIL (CLOCK'EVENT AND CLOCK="1")

IF CIR="1" THEN -- asynchronous clear

REGQ <= "000000000":

ELSIF LD="1" THEN -- signch. Load

REGQ <= FOUT;

ELSE

REGQ <= REGQ; -- not necessary

PROCESS 1

DIC

DE THEN

FOUT <= "DOUD UD UD ";

ELSIF SEL = 'O' THEN

FOUT <= REGQ + 1;

ELSE -- (EN= 1'AND SEL :1')


FOUT <= In Data + 1;

Name		

2. VHDL specification.

22 pts.

Complete the VHDL specification (on the next page) for the following circuit: (Note that a "bubble" indicates that the signal is active low.



- Shifter4 is a 4-bit shift register that can shift left when (DIR = 0) or shift right (when DIR = 1):
  - When shifting left, Q0 <= Lin; when shifting right, Q3 <= Rin.
  - When LDn = true (active low), then D3 is loaded into the Shifter4. LDn is synchronous and has priority over shifting.
- The 2-to-4 decoder (with an active low enable EN) must be specified using a WITH-SELECT assignment statement. (All decoder outputs are active low).
- The logic for the MUX must be specified using a conditional assignment statement.

```
Put solution for Problem 2 here:
 ENTITY Test1P2 IS
      PORT (Lin, Rin, DIR, LDn, Clock, SEL: IN STD_LOGIC;
           D: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
          Y: OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
 END Test1P2;
 ARCHITECTURE P2Arch OF T1Prob2 IS
 SIGNAL Q : STD_ LOGIC- VECTOR (3 DOWNTO 0);
          Z: STD_LOGIC;
 BEGIN
   PROCESS ( Clock
      SIN (Clack EVENT AND Clack= 1') THEN
   BEGIN
       IF (LDm='0') THEN -- sepech load

Q <= D;

ELSIF DIR='0' THEN -- left phift
            Q(3) <= Q(2);
            Q(2) <= Q(1)
            Q(1) <= Q(0);
             Q(0) <= Lm)
        ELSE -- DIR="1", night sheft
             Q(3) (= Rin)
              Q(2) == Q(3);
              Q(1) <= Q(2);
              Q(0) <=Q(1);
    WITH ENECIBOSEIET -- docuder
       Y = "//10" WHEN "000"
             "1101" WHEN "001";
             "1011" WHEN "010";
"0111" WHEN "011";
"(111" WHEN OTHERS;
END P2Arch; Z <= Q(1) WHEN SEL='O'ELSE -- MUX
```

Q(0);


Name		

15 pts.

3. VHDL Analysis – Timing diagrams). Given the following VHDL specification, complete the following timing diagram for the outputs, Q1, Q2, and Q3.

```
LIBRARY ieee;
          USE ieee.std logic 1164.all;
          ENTITY Test1P3 IS
             PORT (
                                           : IN
                       D,Resetn, Clock
                                                 STD_LOGIC;
                       Q1, Q2, Q3
                                           : OUT STD_LOGIC);
          END Test1P3:
          ARCHITECTURE Behavior OF Test1P3 IS
          BEGIN
             PROCESS (D, Resetn, Clock)
             BEGIN
                 Q3 <= '0':>
                 IF Resetn = '0' THEN
                                         lutch
                       Q1 <= '0';
                 ELSIF Clock = '1' THEN
                       Q1 \leq D:
                 END IF;
                 IF Resetn = '0' THEN
                                                           cleckel
flip-flop
                       Q2 <= '0' :
                 ELSIF (Clock'event AND Clock = '1')THEN
                       Q2 <= D;
combinatores
                END IF:
                 If (Resetn = '1' AND Clock = '1') THEN
                       Q3 <= D :
                END IF:
             END PROCESS ;
          END Behavior;
```

**Note: Please show delays.** The initial contents of all flipflops are unknown. Also, go as far as you can.



**END Behavior:** 

## The following VHDL code is used for Problem 4 and Problem 5:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
ENTITY Test1P4 5 IS
                                  STD_LOGIC;
  PORT (
             Clock, Resetn: IN
                         : OUT STD LOGIC;
             Z1, Z2, Z3
             Q, QQA, QQB, QQC : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END Test1P4 5;
ARCHITECTURE Behavior OF Test1P4 5 IS
  SIGNAL Count: STD LOGIC VECTOR (3 DOWNTO 0);
                                                          (Repeated 4 times

[nadescer takes statements

Count <= Count + 1;

Z1<= Count(0);
BEGIN
  QQA <= Count;
  PROCESS (Clock, Resetn)
  BEGIN
      Q <= Count;
      IF Resetn = '0' THEN
             Count <= "0000";
      ELSIF (Clock'EVENT AND Clock = '1') THEN
             forloop: FOR i IN 0 TO 3 LOOP
                    Count <= Count + 1;
                    Z1 \leq Count(0);
             END LOOP:
             IF (Count = "0000") THEN -- This IF statement is used for Problem 5(b)
                    Z2 <= '1';
             ELSE
                    Z2 <= '0':
             END IF:
             QQB <= Count;
      ELSE
             Count <= Count;
      END IF;
      QQC <= Count;
      IF (Count = "0000") THEN -- This IF statement is used for Problem 5(a)
             Z3 <= '1':
      ELSE
             Z3 <= '0';
      END IF;
  END PROCESS:
```

# 4. VHDL analysis – Timing diagram.

18	pts.

(a) Based on the code shown on Page 7, complete the following timing diagram for the values for Count (in binary): (The initial contents of all flipflops are unknown. Also, go as far as you can.) (3 pts)

	Name	Ops 50.0 ns 100.0 ns 150.0 ns 200.0 ns 250.0 ns 300.0 ns 350.0 ns Ops COUNT <= COUNT + 1 repeated of termes  Last only last statement is expethesize	·L
<b>11</b> >0	Resetn		
1 👊	Clock		
€92	<b> E</b> Count	0000 0000 0001 0010 001,	/
2	•		

(b) <u>Assume the given Count values</u>, complete the following timing diagram based on the code shown on Page 7 (i.e., don't use the code to figure out the Count values, they are given to you for this part of the problem). Give all values in binary. (The initial contents of all flipflops are unknown. Also, go as far as you can.) (15 pts)

			O ps 50.	ρns 100 <sub>i</sub> 0ns 150	),0 ns 200,0 ns 250	,0 ns 300,0 ns 350	Ons
		Name	O ps				
	٥٠	Resetn		,			
		Clock		canana construction of the			
	€)2	图 Count	0110	1011 1011	0000 0000	0011 0011	1010
	<u> </u>	<b>B</b> Q	0110	1011	0000	0011	1010
	ē≫12	<b>国 QQA</b>	0110	1011	0000	0011	1010
7	逾17	<b>⊞</b> QQB	3	0110	1011	0000	0011
	<b>€)22</b>	围 QQC	0110	1011	0000	0011	1010
≽	<b>⊘</b> 27	<b>Z</b> 1	<u> </u>	0		0	
۷	€ <b>)</b> 28	<b>Z</b> 2	?	0	0		0
	<b>€</b> 29	<u> </u>	0		<u> </u>	0	$\mathcal{O}$
		i	i <b>i</b> 1	:		·	

# 5. VHDL Analysis and re-code

9 pts.

(a) Given the IF statement at the bottom of the code shown on Page 7, convert it into a SELECT assignment statement that can be specified outside the PROCESS block. (3 pts)

**IMPORTANT:** If necessary, you need to tell me what else you need to add to the code (if anything) to maintain the behavior of the original code.

WITH Court SELECT

23 = "1" WHEN "0000";

'O' WHEN OTHERS;

(b) Given the IF statement in the middle of the code shown on Page 7, convert it into a conditional assignment statement that can be specified outside the PROCESS block. (6 pts)

**IMPORTANT:** If necessary, you need to tell me what else you need to add to the code (if anything) to maintain the behavior of the original code.

15/6NA2 temp? : STD-LOGK;

temp? 2 2= '1' WHEN Count = "DOOD" ELSE

'D'; -- This statement is endpeted

-- of the Process ptatement

-- to replace the logic

-- In following to implement this flipflop

=22<= temp? 22;

EEL	4712 - Digital [	Design
Test	1 - Spring Sem	nester 2008

Name			

6.	Other	topics	
----	-------	--------	--

14	pts.

(a) Let us assume you have the components from Lab 3: adder2lca (2-bit adder) and lca2gen (2-bit look-ahead carry generator). (3 pts.)

For a 64-bit adder, how many lca2gen components will you need?

32 addarlen (16 lenzger

For a 64-bit adder, how many levels of Ica2gen will you need?

(b) Let us assume you have the components from Lab 3: adder2lca (2-bit adder) and lca2gen (2-bit look-ahead carry generator). (3 pts.)


For a 48-bit adder, how many lca2gen components will you need? 23

For a 48-bit adder, how many levels of Ica2gen will you need?

(c) Assume you are designing an 8-bit adder to perform two's complement addition. Given me the logic table and equation for OV (two's complement overflow) as a function of the sign bits of the two operands and the sum. (3 pts)

Put logic table here:

Put equation for OV here:



OV = A7.87.57 + A7.87.57

(d) Compare/contrast the function of a logic state analyzer (LSA) vs. the function of an oscilloscope. (2 pts)

LSA: Cyptures the logical values of mynals of a displayer them over time.

Coscilloscope: capture and displayer the voltage value.

A symals over time

(e) Compare/contrast the functions of an LSA, Quartus simulation, and Quartus SignalTap. (3 pts)

They all capture the logical values of signals and display them over time.

15A: trace external signals of a physical chip Signal Tap: trace signals within a physical FRA A various simulation - spaining models of an FRA, piniclates the results before desirelating onto the FRA.