

1. VHDL Analysis (timing diagrams): Given the following VHDL specification, complete the following timing diagram for outputs Z(0), Z(1), Z(2), Z(3).

16 pts.

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY Prob1 IS
    PORT ( D, CLOCK, CLR1, CLR2 : IN STD_LOGIC ;
          Z : OUT STD_LOGIC_VECTOR(0 TO 3) );
END Prob1 ;
```

```
ARCHITECTURE P1Arch OF Prob1 IS
BEGIN
```

```
    PROCESS (CLOCK, CLR1)
    BEGIN
        IF CLR1 = '0' THEN Z(0) <= '0';
        ELIF CLOCK'EVENT AND CLOCK='1' THEN
            IF CLR2 = '0' THEN Z(0) <= '0';
            ELSE Z(0) <= D;
            END IF;
        END IF;
```

```
    END IF;
    END PROCESS;
    PROCESS (D, CLOCK)
    BEGIN
```

```
        IF CLOCK='1' THEN Z(1) <= D;
        END IF;
```

```
    END PROCESS;
    PROCESS (D, CLOCK)
    BEGIN
```

```
        IF CLOCK='1' THEN Z(2) <= D;
        ELSE Z(2) <= '0';
        END IF;
```


```
    END PROCESS;
    PROCESS (CLOCK)
    BEGIN
```

```
        IF CLOCK'EVENT AND CLOCK='1' THEN Z(3) <= D;
        END IF;
    END PROCESS;
```

```
END P1Arch ;
```



IMPORTANT:

Throughout this test, please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed to be wrong.




Important Note:

- Every flip-flop and latch starts off with an unknown value.
- Please show propagation delays.



- 2(a). Using the GENERIC feature of VHDL, complete the following code that will define a "generic" component named nBitAdd shown below. The generic component is a n-bit, ripple-carry adder containing "n" full adders.

15pts



Equations for a full adder:

$$S \leq A \text{ XOR } B \text{ XOR } \text{Cin};$$

$$\text{Cout} \leq (A \text{ AND } B) \text{ OR } ((A \text{ OR } B) \text{ AND } \text{Cin});$$

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY nBitAdd IS

GENERIC (m: INTEGER := 4);
PORT (A, B: IN STD_LOGIC_VECTOR(m-1 DOWNTO 0);
Cin: IN STD_LOGIC;
Sum: OUT STD_LOGIC_VECTOR(m-1 DOWNTO 0);
Cout: OUT STD_LOGIC);

END nBitAdd;

ARCHITECTURE genericAdder OF nBitAdd IS

SIGNAL CT: STD_LOGIC_VECTOR(m DOWNTO 0); -- m+1 bits

BEGIN

PROCESS (A, B, Cin) -- Hint: Use FOR loop;

BEGIN

CT(0) <= Cin;
FOR i IN 0 TO m-1 LOOP
S(i) <= A(i) XOR B(i) XOR CT(i);
CT(i+1) <= (A(i) AND B(i)) OR
((A(i) OR B(i)) AND CT(i));

END LOOP;

COUT <= CT(m);

END PROCESS;
END genericAdder;

- 2(b). Given the following ENTITY definition, give me the PORT MAP statement that will create a 32-bit adder using the above generic adder.

```


ENTITY TestGenAdd IS
  PORT( Cin : IN STD_LOGIC;
        x, y : IN STD_LOGIC_VECTOR(31 DOWNT0 0);
        Cout: OUT STD_LOGIC;
        sumOut: OUT STD_LOGIC_VECTOR(31 DOWNT0 0));
END TestGenAdd;

```

Put the PORT MAP statement here:

*adder32: mBitAdd GENERIC MAP(m => 32)
PORT MAP (X, Y, Cin, sumOut, Cout);*


Problem 3 Shown below is the desired timing of a 2-bit counter (countOut).



3. Complete the ARCHITECTURE section on the next page to implement the 2-bit counter with an asynchronous Reseln.

Important notes and hints:

- You can determine the count sequence from the above timing diagram (countOut).
- The count sequence is also affected by input X (as seen from timing diagram).
- There are three more outputs (Z1, Z2, and Z3). They are determined by the countOut value and input X.
- Hint: Z3 is true for one clock cycle after countOut = "11".
- CASE statement will make your life a lot easier.



ENTITY T1Prob3 IS

```

PORT ( Clock, Reseln, X : IN  STD_LOGIC ;
      countOut           : OUT STD_LOGIC_Vector (1 DOWNT0 0);
      Z1, Z2, Z3         : OUT STD_LOGIC );

```

END T1Prob3 ;

ARCHITECTURE T1P3Arch OF T1Prob3 IS

SIGNAL *count* : STD-LOGIC-VECTOR (1 DOWNTO 0);

BEGIN

PROCESS (*Resetn*, *clock*)

BEGIN

IF *Resetn* = '0' THEN
 count <= "00";

ELSIF (*clock*'EVENT AND *clock* = '1') THEN

 CASE *count* IS

 WHEN "00" =>
 count <= "10";

 WHEN "01" =>
 count <= "00";

 WHEN "10" =>
 count <= "11";

 WHEN OTHERS => -- *count* = "11"
 IF *X* = '0'

 THEN *count* <= "10";

 ELSE *count* <= "01";

 END IF;

 END CASE;

 IF *count* = "11" -- Inside *clock*'EVENT

 THEN *z3* <= '1'; -- Creates a flip-flop

 ELSE *z3* <= '0'; -- and a clock cycle delay

 END IF;

END IF;

END PROCESS;

PROCESS (*count*, *X*) -- Combinational *z1* and *z2*

BEGIN

 IF ((*count* = "00") OR (*count* = "11" AND *X* = '1'))

 THEN *z1* <= '1';

 ELSE *z1* <= '0';

 END IF;

 IF (*count* = "01")

 THEN *z2* <= '1';


 ELSE *z2* <= '0';

 END IF;

END PROCESS;

countOut <= *count*;

Problem 4



4. Complete the following Architecture section to implement the above circuit.
- Note that **Z4_L** and **Z5_L** are **active low** output signals. All the other signals active high.
 - The signal Clock is connected to the clock inputs of all the flip-flops.
 - All you code **must be inside** the PROCESS block.

ENTITY P4Circuit IS

PORT (Clock, X : IN STD_LOGIC ;
Z0_H, Z1_H, Z2_H, Z3_H, Z4_L, Z5_L : OUT STD_LOGIC) ;

END P4Circuit ;

ARCHITECTURE Behavior OF P4Circuit IS

SIGNAL tempZ0, tempZ1 : STD_LOGIC;

BEGIN -- Other than SIGNAL statements, your code **must be inside** the PROCESS block.

PROCESS (CLOCK, X)

BEGIN

IF (CLOCK'EVENT AND CLOCK='1') THEN

tempZ0 <= X;

tempZ1 <= tempZ0;

Z2_H <= tempZ1;

Z3_H <= tempZ1;

Z4_L <= NOT(tempZ0);

END IF

{ Z0_H <= tempZ0;

Z1_H <= tempZ1;

Z5_L <= NOT(tempZ0 AND X);

END PROCESS;


END Behavior ;

*must be
inside
CLOCK'EVENT
to create
the flip flops*

can be anywhere outside of CLOCK-EVENT

Problem 5

Name _____



5. Complete the Architecture section (see next page) for the above BCDCounter8, which consists of two 4-bit counters (Digit1[3..0] and Digit0[3..0]). If EN = '1', then BCDCounter8 will count in hex as followings:

00, 01, ... 08, 09, 10, 11, ..., 17, 18, 18, 18, 19, 20, ..., 91, 92, ..., 99, 00, 01, ...

↑↑
EN = '0' here

- EN is an active high "enable" input. See example above.
- When Digit1, Digit0 reaches hex 99, TC will become '1' during that clock cycle and the BCDCounter8 resets to 00 at the next active clock transition.

Be sure to follow these instructions:

- **PROCESS block 1:** Implement the Digit0 counter here. You must **use a WAIT UNTIL** statement.
- **PROCESS block 2:** Implement the Digit1 counter here. **Don't** use a WAIT UNTIL statement.
- You must implement **TC** after PROCESS block 2 and **must** use a conditional assignment statement.

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
  
```

```

ENTITY BCDCounter8 IS
PORT(  EN, CLK :      IN  STD_LOGIC;
       Digit1, Digit0 :  BUFFER  STD_LOGIC_VECTOR(3 downto 0);
       TC      :      OUT  STD_LOGIC );
END BCDCounter8;
  
```

-- Complete the Architecture section on the next page.

(Problem 5 – continued)

ARCHITECTURE design OF BCDCounter8 IS

BEGIN

-- Use this PROCESS block to implement Digit0. You must use an WAIT UNTIL statement.

PROCESS

BEGIN

WAIT UNTIL (CLK'EVENT AND CLK='1');

IF EN='1' THEN

IF Digit0="1001"

THEN Digit0<="0000";

ELSE Digit0<=Digit0+1;

END IF;

END IF;

END PROCESS;

-- Use this PROCESS block implement Digit1. Don't use an WAIT UNTIL statement.

PROCESS (CLK)

BEGIN

IF (CLK'EVENT AND CLK='1') THEN

IF EN='1' THEN

IF (Digit1="1001" AND Digit0="1001"

THEN Digit1<="0000";

ELSIF Digit0="1001" THEN

Digit1<=Digit1+1;

END IF;

END IF;

END IF;

END IF;

END PROCESS;

-- Implement TC here; You must use a conditional assignment statement.

TC <= '1' WHEN (Digit1="1001" AND Digit0="1001")
ELSE '0';

END design;


6. Miscellaneous:

LSA Question The signals A, B, C, and CLK represent synchronous outputs from your UF-4712 board. The LSA is connected to your board in the following fashion:

12 pts.


LSA channel	Signal name
16	A
17	B
18	C
31	CLK

Let's assume that "actual" signals behave as follows (vs. what is captured by an LSA).




Draw the data that would be captured by the LSA, as it would appear on the screen, for each of the following scenarios:

6(a). The LSA is sampling using "Channel 31" as the clock source. Assume the first sample is taken after 30 ns. Draw your answer for part a:



6(b). The LSA is sampling using an internal 50 MHz clock source. Assume the first sample is taken right before 20 ns. Draw your answer for part c:



6(c). For an n-bit adder, the inputs are $A(n-1)..A(0)$ and $B(n-1)..B(0)$ and carry-in $C(0)$. The outputs are $SUM(n-1)..SUM(0)$ and carry-out $C(n)$. (4 pts.)

For an n-bit look-ahead carry generator, the equation for carry-out of stage "i" is:

$$C(i+1) = G(i) \text{ OR } P(i) \text{ AND } C(i)$$

What is the equation for $C(2)$ as a function of $P(i)$'s, $G(i)$'s, and $C(0)$ in a sum-of-product form?

$$\begin{aligned} C(2) &= G1 + P1 \cdot C1 = G1 + P1 \cdot (G0 + P0 \cdot C0) \\ &= G1 + P1G0 + P1 \cdot P0 \cdot C0 \end{aligned}$$

What is the equation for $C(n)$ as a function of $P(i)$'s, $G(i)$'s and $C(0)$? You can use the ... notation.

$$\begin{aligned} C(n) &= G_{n-1} + P_{n-1}G_{n-2} + P_{n-1}P_{n-2}G_{n-3} + \dots \\ &\quad + P_{n-1}P_{n-2}P_{n-3} \dots P_0C_0 \end{aligned}$$

```
ENTITY __entity_name IS
    GENERIC(__variable_name: INTEGER := __constant_value);
    PORT(__input_name, __input_name      : IN  STD_LOGIC;
         __input_vector_name            : IN  STD_LOGIC_VECTOR(__high downto __low);
         __bidir_name, __bidir_name     : INOUT STD_LOGIC;
         __output_name, __output_name   : OUT  STD_LOGIC);
END __entity_name;
```

```
ARCHITECTURE a OF __entity_name IS
    SIGNAL __signal_name : STD_LOGIC;
    SIGNAL __signal_name : STD_LOGIC;
BEGIN
    -- Process Statement
    -- Concurrent Signal Assignment
    -- Conditional Signal Assignment
    -- Selected Signal Assignment
    -- Component Instantiation Statement
END a;
```

```
__instance_name: __component_name
    GENERIC MAP (__variable_name => __constant_value)
    PORT MAP (__component_port => __connect_port, component_port => __connect_port);
```

```
WITH __expression SELECT
    __signal <= __expression WHEN __constant_value,
                __expression WHEN __constant_value,
                __expression WHEN __constant_value,
                __expression WHEN __constant_value;

__signal <= __expression WHEN __boolean_expression ELSE
    __expression WHEN __boolean_expression ELSE
    __expression;
```

```
IF __expression THEN
    __statement;
    __statement;
ELSIF __expression THEN
    __statement;
    __statement;
ELSE
    __statement;
    __statement;
END IF;
```

```
CASE __expression IS
    WHEN __constant_value =>
        __statement;
        __statement;
    WHEN __constant_value =>
        __statement;
        __statement;
    WHEN OTHERS =>
        __statement;
        __statement;
END CASE;
```

```
WAIT UNTIL __expression;
```

```
<optional_label>:
    for <loop_id> in <range> loop
        -- Sequential Statement(s)
    end loop;

<generate_label>:
    FOR <loop_id> IN <range> GENERATE
        -- Concurrent Statement(s)
    END GENERATE;
```

IMPORTANT: Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.

COVER SHEET:

Problem:	Points:
1. A company has a fixed cost of \$100,000 and a variable cost of \$5 per unit. The selling price is \$15 per unit. How many units must be sold to break even?	10
2. A company has a fixed cost of \$100,000 and a variable cost of \$5 per unit. The selling price is \$15 per unit. If the company sells 20,000 units, what is the profit?	10
3. A company has a fixed cost of \$100,000 and a variable cost of \$5 per unit. The selling price is \$15 per unit. If the company sells 10,000 units, what is the loss?	10
4. A company has a fixed cost of \$100,000 and a variable cost of \$5 per unit. The selling price is \$15 per unit. If the company sells 15,000 units, what is the profit?	10
5. A company has a fixed cost of \$100,000 and a variable cost of \$5 per unit. The selling price is \$15 per unit. If the company sells 25,000 units, what is the profit?	10

1 (16 pts)	
2 (15 pts)	
3 (22 pts)	
4 (15 pts)	
5 (20 pts)	
6 (12 pts)	

Total

Re-Grade Information:

This image shows a single sheet of white paper with horizontal blue or grey ruling lines. The lines are evenly spaced and run across the width of the page. There are no margins, text, or other markings on the paper.