EEL6935 Labs (Fall 2022)
Lab 1 - FSM + Datapath in SystemVerilog (Due Feb 16)
All lab files
Lab 2 - SystemVerilog Testbenches (Due April 15)
All lab files
Lab 3 - Timing Optimization (Due April 27)
UPDATE: For full credit you only have to do 4 different optimizations.
All lab files