

EEL 4712
Midterm 1 – Spring 2013
VERSION 1

Name: Solution
UFID: _____

Sign your name here if you would like for your test to be returned in class:

IMPORTANT:

- Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.
- As always, the best answer gets the most points.

COVER SHEET:

Problem#:	Points
1 (15 points)	
2 (12 points)	
3 (6 points)	
4 (6 points)	
5 (6 points)	
6 (6 points)	
7 (6 points)	
8 (12 points)	
9 (12 points)	
10 (15 points)	
11 (4 points)	4

Total:

Regrade Info:

```

ENTITY _entity_name IS
PORT(_input_name, _input_name : IN STD_LOGIC;
      _input_vector_name : IN STD_LOGIC_VECTOR(_high downto _low);
      _bidir_name, _bidir_name : INOUT STD_LOGIC;
      _output_name, _output_name : OUT STD_LOGIC);
END _entity_name;

ARCHITECTURE a OF _entity_name IS
SIGNAL _signal_name : STD_LOGIC;
BEGIN
-- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a;

--instance_name: _component_name PORT MAP (_component_port => _connect_port,
--component_port => _connect_port);

WITH _expression SELECT
-- signal <= _expression WHEN _constant_value,
-- expression WHEN _constant_value,
-- expression WHEN _constant_value,
-- expression WHEN _constant_value;
-- signal <= _expression WHEN _boolean_expression ELSE
-- expression WHEN _boolean_expression ELSE
-- expression;

IF _expression THEN
--statement;
--statement;
ELSIF _expression THEN
--statement;
--statement;
ELSE
--statement;
--statement;
END IF;

CASE _expression IS
WHEN _constant_value =>
--statement;
--statement;
WHEN _constant_value =>
--statement;
--statement;
WHEN OTHERS =>
--statement;
--statement;
END CASE;

<generate_label>: FOR <loop_id> IN <range> GENERATE
-- Concurrent Statement(s)
END GENERATE;

type array_type is array(_upperbound downto _lowerbound);

```

- 1) (15 points) Fill in the following behavioral VHDL to implement the illustrated circuit. Assume that clk and rst connect to every register. All wires and operations are *width* bits. Ignore overflow from the adders.

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity test1 is
  generic (
    width      : positive := 16);
  port (
    clk, rst   : in std_logic;
    in1, in2, in3 : in std_logic_vector(width-1 downto 0);
    output      : out std_logic_vector(width-1 downto 0));
end test1;


architecture BHV of test1 is
  signal addl_out, in3-reg1, in3-reg2 : std_logic_vector(width-1 downto 0);

begin
  process(clk, rst)
    begin
      if (rst = '1') then
        addl_out <= (others => '0');
        in3-reg1 <= (others => '0');
        in3-reg2 <= (others => '0');

      elsif (rising_edge(clk)) then
        addl_out <= std_logic_vector(unsigned(in1) + unsigned(in2));
        in3-reg1 <= in3;
        in3-reg2 <= in3-reg1;

      end if;
    end process;
    output <= std_logic_vector(unsigned(addl_out) + unsigned(in3-reg2));
  end BHV;

```



2) (12 points) Identify the violations (if any) of the synthesis coding guidelines for sequential logic.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity count is
  generic (
    width :      positive := 16);
  port (
    clk   : in std_logic;
    rst   : in std_logic;
    en    : in std_logic;
    input : in std_logic_vector(width-1 downto 0);
    zero  : out std_logic);
end count;

architecture BHV of count is

  signal count : signed(width-1 downto 0);

begin

  process(clk, rst)
  begin
    if (count > 0) then
      count <= count - 1;
    end if;
  end if; ) outside of rising clk edge

    if (rst = '1') then
      count <= (others => '0');

    elsif (clk = '1' and clk'event) then
      if (en = '1') then
        count <= signed(input);
      end if;

      if (count = 0) then
        zero <= '1';
      else
        zero <= '0';
      end if;

    end if;
  end process;
end BHV;
```

- 3) (6 points) When using sequential statements, when does a signal's value get updated?

at the end of a process, or at a wait statement

- 4) (6 points) When using sequential statements, when does a variable's value get updated?

immediately

- 5) (6 points) For a behavioral architecture of a priority encoder, briefly explain if a *case* statement or an *if* statement is a more appropriate construct.

An *if* statement because the sequence of conditions specifies a priority

- 6) (6 points) While implementing a behavioral architecture for an ALU, you get a warning during synthesis about a latch being inferred for output "overflow." What does this suggest is wrong with your VHDL code?


there is a path through a process that does not define the overflow output

- 7) (6 points) When defining a state machine with 100 states, you notice that a particular output *x* has a value of '0' in 95 of the states. What does this suggest that you should do to simplify your code?

do

give *x* a default value of '0' at the beginning of the process

- 8) (12 points) Fill in the provided code to create the illustrated structural architecture using a series of A components. Assume you are given the shown A entity, which has already been defined elsewhere. The length of the series is specified by the generic *width*.



```

library ieee;
use ieee.std_logic_1164.all;

entity test2 is
    generic (
        width      :      positive := 8);
    port (
        x : in std_logic_vector(width-1 downto 0);
        j : in std_logic;
        y : out std_logic_vector(width-1 downto 0);
        z : out std_logic);
end test2;

architecture STR of test2 is

component A
    port (
        in1, in2      : in std_logic;
        out1, out2    : out std_logic);
end component;

```


signal temp : std_logic_vector (width downto 0);

```

begin
    U_LOOP : for i in 0 to width-1 generate
        U_A : entity work.A
        port map (
            in1 => x(i),
            in2 => temp(i),
            out1 => y(i),
            out2 => temp(i+1));
    end generate U_LOOP;
    temp(0) <= j;
    z = temp(width);
end STR;

```

- 9) (12 points) Fill in the code to implement the following Moore finite state machine, *using the 2-process FSM model*. Assume that if an edge does not have a corresponding condition, that edge is always taken on a rising clock edge. Assume that S0 is the start state. Use the next page if extra room is needed.



```

library ieee;
use ieee.std_logic_1164.all;

entity fsm is
  port (
    clk, rst, go, x : in std_logic;
    y              : out std_logic_vector(1 downto 0));
end fsm;

architecture PROC2 of fsm is

type STATE_TYPE is (S0, S1, S2, S3);
signal state, next_state : STATE_TYPE;

begin

process(clk, rst)
begin
  if (rst = '1') then
    state <= S0;
  elsif (clk'event and clk = '1') then
    state <= next_state;
  end if;
end process;

process(state, go, x)
begin
  case state is
    when S0 =>
      y <= "00";
      if (go = '1') then
        next_state <= S1;
      else
        next_state <= S0;
      end if;
    when S1 =>
      y <= "01";
    when S2 =>
      y <= "10";
    when S3 =>
      y <= "11";
  end case;
end process;
  
```

when $S1 = 7$

$y \leftarrow "01";$
if ($x = '1'$) then
 next-state $\leftarrow S2;$
else
 next-state $\leftarrow S3;$
end if;

when $S2 = 7$

$y \leftarrow "10";$
next-state $\leftarrow S0;$

when $S3 = 7$

$y \leftarrow "11";$
next-state $\leftarrow S0;$

when others = 7

null;

end case;

end process;
end PROC2;

10) a. (3 points) Briefly describe the tradeoffs of ripple-carry and carry-lookahead adders.


RC: area and delay increase linearly with width

CLA: delay is constant, area increases superlinearly

b. (3 points) Define the block propagate (BP) output of a 4-bit carry-lookahead adder in terms of the propagate signal (p_i) of each bit i .

$$P_3 P_2 P_1 P_0$$

c. (8 points) On the graphs below, draw the area and delay as a function of width for both ripple-carry and carry-lookahead adders. Assume the carry-lookahead adder has the ideal delay. Make sure to label each curve.



11) 4 free points for having to take a test at 8:30am.