# VHDL Math Tricks of the Trade

by Jim Lewis Director of Training, SynthWorks Design Inc Jim@SynthWorks.com

http://www.SynthWorks.com

Lewis

Copyright  $\circledast$  2003 SynthWorks Design Inc. All Rights Reserved.

MAPLD 2003

# VHDL Math Tricks of the Trade

 $S_{\text{ynth}}W \\ \text{orks}$ 

VHDL is a strongly typed language. Success in VHDL depends on understanding the types and overloaded operators provided by the standard and numeric packages.

The paper gives a short tutorial on:

- VHDL Types & Packages
- Strong Typing Rules
- Converting between Std\_logic\_vector, unsigned & signed
- Ambiguous Expressions
- Arithmetic Coding Considerations
- Math Tricks

### Common VHDL Types

### SynthWorks

<u>TYPE</u> std_ulogic std_ulogic_vector <u>std_logic</u> <u>std_logic_vector</u>	<u>Value</u> 'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-' array of std_ulogic <u>resolved</u> std_ulogic array of std_logic	<u>Origin</u> <u>std_logic_1164</u> std_logic_1164 std_logic_1164 std_logic_1164
<u>unsigned</u>	array of std_logic	<u>numeric_std,</u> <u>std_logic_arith</u>
<u>signed</u>	array of std_logic	numeric_std, std_logic_arith
<u>boolean</u>	true, false	standard
character	191 / 256 characters	standard
string	array of character	standard
<u>integer</u>	-(2 <sup>31</sup> -1) to (2 <sup>31</sup> - 1)	standard
real	-1.0E38 to 1.0E38	standard
time	1 fs to 1 hr	standard

Lewis

Copyright © 2003 SynthWorks Design Inc. All Rights Reserved.

MAPLD 2003 P3

SynthWorks

## Packages for Numeric Operations

• numeric\_std

#### -- IEEE standard

- Defines types signed, unsigned
- Defines arithmetic, comparison, and logic operators for these types
- std\_logic\_arith -- Synopsys, a defacto industry standard
  - Defines types signed, unsigned
  - Defines arithmetic, and comparison operators for these types
- std\_logic\_unsigned -- Synopsys, a defacto industry standard
  - Defines arithmetic and comparison operators for std\_logic\_vector

#### Recommendation:

Use numeric\_std for new designs Ok to use std logic unsigned with numeric std\*

\* Currently, IEEE 1076.3 plans to have a numeric package that permits unsigned math with std\_logic\_vector

### Packages for Numeric Operations



# Unsigned and Signed Types

### $S_{\text{ynth}}W \\ \text{orks}$

• Used to represent numeric values:

<u>TYPE</u>	Value	<u>Notes</u>
unsigned	0 to 2 <sup>N</sup> - 1	
signed	- 2 <sup>(N-1)</sup> to 2 <sup>(N-1)</sup> - 1	2's Complement number

• Usage similar to std\_logic\_vector:



### Unsigned and Signed Types

Type definitions identical to std\_logic\_vector

```
type UNSIGNED is array (natural range <>) of std_logic;
type SIGNED is array (natural range <>) of std_logic;
```

- How are the types distinguished from each other?
- How do these generate unsigned and signed arithmetic?
- For each operator, a unique function is called

```
function "+" (L, R: signed) return signed;
function "+" (L, R: unsigned) return unsigned ;
```

- This feature is called Operator Overloading:
  - An operator symbol or subprogram name can be used more than once as long as calls are differentiable.

```
Lewis
```

Copyright  $\circledast$  2003 SynthWorks Design Inc. All Rights Reserved.

```
MAPLD 2003 P7
```

### **Overloading Basics**

SynthWorks

Simplified view of overloading provided by VHDL packages

<u>Operator</u> Logic	<u>Left</u> TypeA	<u>Right</u> TypeA	Result TypeA
Numeric	Array Array Integer	Array Integer Array	Array <sup>1</sup> Array <sup>1</sup> Array <sup>1</sup>
Notes: Array = unsigned,	signed, std	_logic_vector	2
<pre>TypeA = boolean, std_logic, std_ulogic, bit_vector std_logic_vector, std_ulogic_vector, signed<sup>3</sup>, unsigned<sup>3</sup></pre>			
Array and TypeA types used in an expression must be the same.			
<ol> <li>for comparison operators the result is boolean</li> <li>only for std_logic_unsigned.</li> <li>only for numeric_std and not std_logic_arith</li> </ol>			

• For a detailed view of VHDL's overloading, get the VHDL Types and Operators Quick Reference card at: http://www.SynthWorks.com/papers

### **Overloading Examples**

### SynthWorks

```
Signal A uv, B uv, C uv, D uv, E uv : unsigned(7 downto 0) ;
Signal R sv, S sv, T sv, U sv, V sv : signed(7 downto 0) ;
Signal J_slv, K_slv, L_slv : std_logic_vector(7 downto 0);
                                : signed(8 downto 0) ;
signal Y sv
. . .
-- Permitted
A_uv <= B_uv + C_uv ; -- Unsigned + Unsigned = Unsigned
Duv \leq Buv + 1;
                            -- Unsigned + Integer = Unsigned
E uv <= 1 + C uv;
                             -- Integer + Unsigned = Unsigned
R_sv <= S_sv + T_sv ;</td>-- Signed + Signed = SignedU_sv <= S_sv + 1 ;</td>-- Signed + Integer = SignedV_sv <= 1 + T_sv;</td>-- Integer + Signed = Signed
J slv <= K slv + L slv ; -- if using std logic unsigned
-- Illegal Cannot mix different array types
-- Solution persented later in type conversions
-- Y sv <= A uv - B uv ; -- want signed result
```

Lewis

Copyright © 2003 SynthWorks Design Inc. All Rights Reserved.

```
MAPLD 2003 P9
```

# Strong Typing Implications SynthWorks

- Size and type of target (left) = size and type of expression (right)
- Each operation returns a result that has a specific size based on rules of the operation. The table below summarizes these rules.

Operation	Size of Y = Size of Expression
Y <= "10101010" ;	number of digits in literal
Y <= X"AA" ;	4 * (number of digits)
Y <= A ;	A'Length = Length of array A
$Y \leq A$ and $B$ ;	A'Length = B'Length
W <= A > B ;	Boolean
Y <= A + B ;	Maximum (A'Length, B'Length)
Y <= A + 10 ;	A'Length
V <= A * B ;	A'Length + B'Length

#### Some think VHDL is difficult because of strong typing

Master the above simple rules and it is easy

### Strong Typing Implications

#### signal A8, B8, Result8 : unsigned(7 downto 0) ; signal Result9 : unsigned(8 downto 0) ; signal Result7 : unsigned(6 downto 0) ; . . . -- Simple Addition, no carry out Result8 <= A8 + B8 ; -- Carry Out in result Result9 <= ('0' & A8) + ('0' & B8) ; -- For smaller result, slice input arrays Result7 <= A8(6 downto 0) + B8(6 downto 0) ;</pre>

Strong Typing = Strong Error Checking Built into the Compiler

This means less debugging. Without VHDL, you better have a good testbench and lots of time to catch your errors.

Lewis

Copyright  $\circledast$  2003 SynthWorks Design Inc. All Rights Reserved.

MAPLD 2003 P11

**SynthWorks** 

# Type Conversions

- VHDL is dependent on overloaded operators and conversions
- What conversion functions are needed?
  - Signed & Unsigned (elements) <=> S
  - Signed & Unsigned
  - Signed & Unsigned
  - Std\_Logic\_vector
- VHDL Built-In Conversions
  - Automatic Type Conversion
  - Conversion by Type Casting
- Conversion functions located in Numeric\_Std

- <=> Std\_Logic
  - <=> Std\_Logic\_Vector
  - <=> Integer
  - <=> Integer

# Automatic Type Conversion:SynthWorksUnsigned, Signed<=> Std Logic

• Two types convert automatically when both are subtypes of the same type.

subtype std\_logic is resolved std\_ulogic ;

- Converting between std\_ulogic and std\_logic is automatic
- Elements of Signed, Unsigned, and std\_logic\_vector = std\_logic
  - Elements of these types convert automatically to std\_ulogic or std\_logic



# Type Casting:SynthWorksUnsigned, Signed<=> Std Logic Vector

- Use type casting to convert equal sized arrays when:
  - Elements have a common base type (i.e. std\_logic)
  - Indices have a common base type (i.e. Integer)
- Unsigned, Signed <=> Std\_Logic\_Vector

```
A_slv <= std_logic_vector( B_uv ) ;
C_slv <= std_logic_vector( D_sv ) ;
G_uv <= unsigned( H_slv ) ;
J_sv <= signed( K_slv ) ;</pre>
```

Motivation, Unsigned - Unsigned = Signed?

```
signal X_uv, Y_uv : unsigned (6 downto 0) ;
signal Z_sv : signed (7 downto 0) ;
. . .
Z_sv <= signed('0' & X_uv) - signed('0' & Y_uv) ;</pre>
```



### Std\_Logic\_Arith Conversions: Unsigned, Signed <=> Integer

- Converting to and from integer requires a conversion function.
  - Unsigned, Signed => Integer

Integer => Unsigned, Signed

```
C_uv <= Conv_UNSIGNED ( Unsigned_int, 8 );
D_sv <= Conv_SIGNED ( Signed_int, 8 ); width = 8
```

Motivation (indexing an array of an array):

Data\_slv <= ROM( Conv\_INTEGER( Addr\_uv) ) ;</pre>

```
signal A_uv, C_uv : unsigned (7 downto 0) ;
signal Unsigned_int : integer range 0 to 255 ;
signal B_sv, D_sv : signed( 7 downto 0) ;
signal Signed_int : integer range -128 to 127;
```

**S**vnthWorks

### Std Logic Vector <=> Integer

• Converting between std\_logic\_vector and integer is a two step process:

• Numeric_Std:	Std_Logic_Vector	=> Integer
Unsigned_int <=	to_integer(	unsigned( A_slv ));
Signed_int <=	to_integer(	<pre>signed( B_slv ));</pre>

• Nume	ric_Std:	Integer =:	> Std_Lo	gic_Vector	
C_slv	<= std_logi	c_vector( to_	unsigned(	Unsigned_int,	<u>8</u> ));
D_slv	<= std_logi	c_vector( to_	signed(	Signed_int,	8));

signal A\_slv, C\_slv : std\_logic\_vector (7 downto 0) ;
signal Unsigned\_int : integer range 0 to 255 ;
signal B\_slv, D\_slv : std\_logic\_vector( 7 downto 0) ;
signal Signed\_int : integer range -128 to 127;

Lewis

Copyright  $\circledast$  2003 SynthWorks Design Inc. All Rights Reserved.

```
MAPLD 2003 P17
```

# Ambiguous Expressions

 $S_{\text{ynth}}W \\ \text{orks}$ 

- An expression / statement is ambiguous if more than one operator symbol or subprogram can match its arguments.
- Std\_Logic\_Arith defines the following two functions:

```
function "+" (L, R: SIGNED) return SIGNED;
function "+" (L: SIGNED; R: UNSIGNED) return SIGNED;
```

The following expression is <u>ambiguous</u> and an <u>error</u>:

Z\_sv <= A\_sv + "1010" ; ◀ Is "1010" Signed or Unsigned "1010" = -6 or 10

- Issues typically only arise when using literals.
- How do we solve this problem?

### Std\_Logic\_Arith: <u>Ambiguous Expressions</u>



• Leaving out the ' is an error:

-- Z\_sv <= A\_sv + <u>signed</u>("1010") ;

Effects all numeric operators in std\_logic\_arith

**SynthWorks** 

• Without ', it is type casting. Use type casting for:

Z\_sv <= A\_sv + signed(B\_slv);</pre>

• Recommended solution, use integer:

 $Z_sv <= A_sv - 6;$ 

Lewis

Copyright © 2003 SynthWorks Design Inc. All Rights Reserved.

#### MAPLD 2003 P19

**SynthWorks** 

# Addition Operators



- Extra MSB digits are lost
  - A must be at least 6 bits

By convention the left most bit is the MSB

### Use Integers with Care

• Synthesis tools create a 32-bit wide resources for unconstrained integers

```
signal Y_int, A_int, B_int : integer ;
. . .
Y_int <= A_int + B_int ;</pre>
```

- Do not use unconstrained integers for synthesis
- Specify a range with integers:

```
signal A_int, B_int: integer range -8 to 7;
signal Y_int : integer range -16 to 15;
...
Y_int <= A_int + B_int;</pre>
```

• Recommendation: Use integers only as constants or literals

```
Y_uv <= A_uv + 17;
```

```
Copyright \textcircled{\mbox{\scriptsize C}} 2003 SynthWorks Design Inc. All Rights Reserved.
```

```
MAPLD 2003 P21
```

```
Comparison Operators
```

```
SynthWorks
```

Comparison Operators: = /= > >= < <=

- Comparison operators return type boolean
- Std\_Logic is our basic type for design.
  - How do we convert from boolean to std\_logic?
- Arrays with Arrays:

AGeB <= '1' when (A\_uv >= B\_uv) else '0'; AEq15 <= '1' when (A\_uv = "1111" ) else '0';

Arrays with Integers (special part of arithmetic packages):

```
DEq15 <= '1' when (D_uv = 15 ) else '0';</pre>
```

Result = Boolean Input arrays a

Input arrays are extended to be the same length

Lewis

### **Multiplication and Division**



# Adder with Carry Out

### SynthWorks

#### **Unsigned Algorithm:**

'0',	A(3:0)
+ '0',	B(3:0)
CarryOut,	Result(3:0)

#### **Unsigned Code:**

Y5 <=
 ('0' & A) + ('0' & B);
Y <= Y5(3 downto 0);
Co <= Y5(4);</pre>

```
signal A, B, Y : unsigned(3 downto 0);
signal Y5 : unsigned(4 downto 0);
signal Co : std_logic;
```

### Adder with Carry In

### SynthWorks



## ALU Functions

• ALU1:

<u>OpSel</u> 00	<u>Function</u> A + B
01	C + D
10	E+F
11	G + H

 Since OpSel can select only one addition at a time, the operators are mutually exclusive.

- SynthWorks
- Three implementations
  - Tool Driven Resource Sharing
  - Code Driven Resource Sharing
  - Defeating Resource Sharing

### Possible Solutions to ALU 1

### $S_{\text{ynth}}W \\ \text{orks}$

As Specified:







• This transformation of operators is called Resource Sharing

Lewis

Copyright  $\circledast$  2003 SynthWorks Design Inc. All Rights Reserved.

```
MAPLD 2003 P27
```

SynthWorks

ALU 1: Tool Driven

```
ToolDrvnProc : process (OpSel,A,B,C,D,E,F,G,H)
begin
    case OpSel is
    when "00" => Z <= A + B ;
    when "01" => Z <= C + D ;
    when "10" => Z <= E + F ;
    when "11" => Z <= G + H ;
    when others => Z <= (others => 'X') ;
    end case ;
```

-- ToolDrvnProc

- <u>Important:</u> to ensure resource sharing, operators must be coded in the same process, and same code (case or if) structure.
- Any potential issues with this?

end process ;

### ALU 1: Code Driven

### $S_{\text{ynth}}W_{\text{orks}}$



- Best Synthesis, use for:
  - Sharing arithmetic operators
  - Sharing comparison operators
  - Sharing complex function calls
    - Resource sharing often is not possible when using third party arithmetic logic.

Le	wis
----	-----

Copyright © 2003 SynthWorks Design Inc. All Rights Reserved.

MAPLD 2003 P29

SynthWorks

## ALU 1: Defeating Resource Sharing \*

Bad Code will defeat Resource Sharing.

BadAluProc: begin	process (OpSel, A, B, C, D,	E, F, G, H)
if (OpSel	= "00") then Z <= A + B;	end if;
if (OpSel	= "01") then Z <= C + D;	end if;
if (OpSel	= "10") then Z <= E + F;	end if;
if (OpSel	= "11") then Z <= G + H;	end if;
end process	;	
	Uses "end if", rather than "elsif"	

 <u>\* Not Recommended</u>, synthesis tool may create a separate resource for each adder.

### **Defeating Resource Sharing**



• When does this happen?

```
case StateReg is
when S1 =>
    if (in1 = '1') then
        Z <= A + B;
        ...
    end if;
when S2 =>
    if (in2 = '1') then
        Z <= C + D;
        ...
    end if;
    ...
when Sn =>
    ...
when others =>
```

 Separate statemachines and resources

```
Statemach : process(...)
begin
    -- generate function
    -- select logic (OpSel)
end process ;
```

```
Resources : process(...)
begin
    -- code:
    -- arithmetic operators
    -- comparison operators
end process ;
```

Lewis

Copyright  $\ensuremath{\mathbb{C}}$  2003 SynthWorks Design Inc. All Rights Reserved.

MAPLD 2003 P31

## More Information

### $S_{\text{ynth}}W \\ \text{orks}$

There is work in progress to extend VHDL's math capability. For more information see the following IEEE working groups websites:

<u>Group</u> IEEE 1164 IEEE 1076.3/numeric std IEEE 1076.3/floating point

#### <u>Website</u>

http://www.eda.org/vhdl-std-logic http://www.eda.org/vhdlsynth http://www.eda.org/fphdl

Also see the DVCon 2003 paper, "Enhancements to VHDL's Packages" which is available at:

http://www.synthworks.com/papers

### Author Biography

Jim Lewis, Director of Training, SynthWorks Design Inc.

Jim Lewis, the founder of SynthWorks, has seventeen years of design, teaching, and problem solving experience. In addition to working as a Principal Trainer for SynthWorks, Mr. Lewis does ASIC and FPGA design, custom model development, and consulting. Mr. Lewis is an active member of IEEE Standards groups including, VHDL (IEEE 1076), RTL Synthesis (IEEE 1076.6), Std\_Logic (IEEE 1164), and Numeric\_Std (IEEE 1076.3). Mr. Lewis can be reached at jim@SynthWorks.com, (503) 590-4787, or http://www.SynthWorks.com

Lewis

Copyright  $\circledast$  2003 SynthWorks Design Inc. All Rights Reserved.

MAPLD 2003 P33

### SynthWorks VHDL Training

SynthWorks

Comprehensive VHDL Introduction 4 Days http://www.synthworks.com/comprehensive vhdl introduction.htm

A design and verification engineers introduction to VHDL syntax, RTL coding, and testbenches.

Our designer focus ensures that your engineers will be productive in a VHDL design environment.

VHDL Coding Styles for Synthesis 4 Days <u>http://www.synthworks.com/vhdl rtl synthesis.htm</u> Engineers learn RTL (hardware) coding styles that produce better, faster, and smaller logic.

VHDL Testbenches and Verification 3 days <u>http://www.synthworks.com/vhdl\_testbench\_verification.htm</u> Engineers learn how create a transaction-based verification environment based on bus functional models.

For additional courses see: <u>http://www.synthworks.com</u>