EEL 4712 - Spring 2014

## **Objective:**

The objective of this lab is to create an 8-bit ALU using behavioral VHDL, whose output is shown on the two 7-segment LEDs. The data inputs to the ALU are connected to the two DIP switches, and the select input is connected to the 4 buttons. In this lab, you will become familiar with two arithmetic VHDL packages: numeric\_std (recommended) and std\_logic\_arith. In addition, you will get experience using test benches to verify the correct functionality of the circuits you specify in VHDL.

## Required tools and parts:

Quartus2 software package, ModelSim-Altera Starter Edition, Altera DE0 board.

#### **Pre-requisite:**

You must be "up-to-speed" with Quartus before coming to lab. Perform Tutorials 1 and 3 (Appendices B and D) in the textbook if necessary. Also, download and read the Altera DE0 documents before coming to lab. You should know how to map the I/O of the top-level VHDL entity onto the corresponding pins on the Altera DE0 board.

#### Pre-lab requirements:

1. Design a decoder for the 7-segment display (call it decoder7seg.vhd). The entity must look exactly like this:

```
entity decoder7seg is
    port (
        input : in std_logic_vector(3 downto 0);
        output : out std_logic_vector(6 downto 0));
end decoder7seg;
```

Any changes to this entity will cause the test benches used for grading to fail. Create the VHDL architecture to implement the following functionality. Note that the outputs for the LED segments are active low (i.e. a 0 causes the segment to turn on).

Output (a-g)
0000001
1001111
0010010
0000110
1001100
0100100
0100000
0001111
000000
0001100
0001000
1100000
0110001
1000010
0110000
0111000

 $e \int_{d}^{d} \int_{d}^{d} dp$  (decimal point)

Figure 1. Voltage Table and diagram for the 7 Segment Display

Create a VHDL testbench entity (decoder7seg\_tb) for the 7-segment decoder. Save the entity in decoder7seg\_tb.vhd. It is up to you to determine the thoroughness of the testbench. It should test

EEL 4712 - Spring 2014

enough cases so you are positive that the architecture is correct. *Test your VHDL with the testbench using ModelSim-Altera Starter Edition.* See the tutorial linked off the lab website for an explanation on how to use the tool.

**Turn in on e-learning:** decoder7seg.vhd and decoder7seg\_tb.vhd. The TAs will grade your VHDL by running it using a testbench that I am providing. Therefore, *it is critical you do not change the entity declaration*.

2. Create an 8-bit ALU using a behavioral architecture with the numeric\_std package. The entity and architecture must appear in a file called alu\_ns.vhd and should have this exact specification:

Note that the width of the ALU is defined by a generic. Therefore, **you must write the architecture to work for any possible width (i.e., don't assume the input is 16 bits)**. The operation of the ALU is described below:

Sel	Output	Overflow (assume all operations are unsigned)
0000	input1 + input2	'1' if input1 + input2 is bigger than the maximum number that can be written to output, '0' otherwise
0001	input1 - input2	ʻ0'
0010	input1*input2 (low half of the mult result. e.g. multiplication of two <i>width</i> -bit numbers results in a <i>width</i> *2-bit number. The output should be the lower <i>width</i> bits)	<ul><li>'1' if input1*input2 is bigger than the maximum number that can be written to output,</li><li>'0' otherwise</li></ul>
0011	Input1 and input2	ʻ0'
0100	Input1 or input2	ʻ0'
0101	Input1 xor input2	ʻ0'
0110	Input1 nor input2	ʻ0'
0111	Not input1	ʻ0'
1000	Shift input1 left by 1 bit	the high bit of <i>input1</i> before the shift
1001	Shift input1 right by 1 bit	ʻ0'
1010	Swap the high-half bits of input1	ʻ0'

EEL 4712 – Spring 2014

	with the low-half bits of input1, write this to output. In the case of an odd width, use 1 extra bit from the high half. For example, 0101000 should become 0000101.	
1011	Reverse the bits in input1, write this to output	ʻ0'
1100	0	ʻ0'
1101	0	ʻ0'
1110	0	ʻ0'
1111	0	ʻ0'

Create a VHDL testbench entity (alu\_ns\_tb). Save the entity in alu\_ns\_tb.vhd. There is small sample testbench on the lab website, but it is up to you to determine the thoroughness of the testbench. It should test enough cases so you are positive that the architecture is correct. Although the entity must be defined using numeric\_std, you can use any package you like for the testbench. Note that the provided sample does not use numeric\_std.

**Turn in on e-Learning:** alu\_ns.vhd and alu\_ns\_tb.vhd. The TAs will grade your VHDL by running it using a testbench that I am providing. Therefore, *it is critical you do not change the entity declaration.* 

3. Design the same 8-bit ALU using std\_logic\_arith and std\_logic\_unsigned (instead of numeric\_std). The entity should be saved in alu\_sla.vhd, along with a new testbench in alu\_sla\_tb.vhd. Note that the exact same testbench code can be used. All you have to do is change the name of the alu component that is instantiated. Make sure to use this exact entity specification:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity alu sla is
  generic (
        WIDTH : positive := 16
  );
  port (
     input1 : in std logic vector(WIDTH-1 downto 0);
     input2 : in std logic vector(WIDTH-1 downto 0);
     sel : in std logic vector(3 downto 0);
     output : out std logic vector (WIDTH-1 downto 0);
     overflow : out std logic
  );
end alu_sla;
```

**Turn in on e-learning:** alu\_sla.vhd and alu\_sla\_tb.vhd. The TAs will grade your VHDL by running it using a testbench that I am providing. Therefore, *it is critical you do not change the entity declaration.* 

EEL 4712 - Spring 2014

4. Integrate your code with the top\_level structural entity top\_level.vhd (linked off the lab website). Feel free to change the ALU component to use either the numeric\_std or std\_logic\_arith versions. The choice is yours.

**Turn in on e-learning:** A graphical illustration of how the provided VHDL connects the components together. Save the illustration in whatever format is convenient (e.g., pdf, jpeg).

## In-lab procedure:

- 1. Using Quartus, assign pins to each of the top\_level.vhd inputs/outputs such that the signals are connected to the appropriate locations on the board.
  - Assign 8 bits of input 1 to slide switches on the DE0 board
  - Assign 8 bits of input 2 to GPIO headers and connect them to switch circuits built using a DIP switch bank and a SIP resistor pack on a bread board. Use 3.3V and Ground from the GPIO headers to power your switch circuits.
  - Assign 4 bits of the Select input to 3 push button switches and 1 unused slide switch on the DE0 board.
  - Assign the Outputs of the 7-segment decoders to two 7-segment LED displays.
  - Assign the Overflow output to the decimal point (DP) of the most significant 7-segment LED display.
- 2. Download your design to the board, and test it for different inputs and outputs. Demonstrate for the TA at least one example for each possible select.
- 3. Be prepared to answer simple questions or to make simple extensions that your TA may request. There is no need to memorize the different packages. If you have done the pre-lab exercises, these questions should not be difficult.

## Lab report: (In-lab part only)

If you had any problems with portions of the lab that could not be resolved during lab, please discuss them along with possible justifications and solutions. If you had no problems, this report is not necessary.

Turn the lab report in on e-learning, if explanation is needed for partial credit. Make sure to turn it in to the "lab" section and not the "pre-lab" section.