
EEL 4712 Midterm 3 – Spring 2012 VERSION 1		Name:			
Sign your name here if you would like for your test to be returned in class:					
IMPC	DRTANT:				
<ul> <li>Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.</li> <li>As always, the best answer gets the most points.</li> </ul>					
COVER SH	EET:				
Problem#:	Points	]			
1 (6 points)			Takali		
2 (10 points)			Total:		
3 (5 points)					
4 (5 points)					
5 (5 points)					
6 (12 points)		-			
7 (6 points)		-			
8 (12 points)		-			
9 (5 points)		-			
10 (5 points)		-			
11 (25 points)		-			
12 (5 points)					
Regrade Info:					

```
ENTITY _entity_name IS
PORT(_input_name, __input_name : IN STD_LOGIC;
 input vector name: IN STD LOGIC VECTOR( high downto low);
 _bidir_name, __bidir_name : INOUT STD_LOGIC;
  output name, output name: OUT STD LOGIC);
END entity name;
ARCHITECTURE a OF entity name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
-- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a;
__instance_name: __component_name PORT MAP (__component_port => __connect_port,
component port => connect port);
WITH expression SELECT
 _signal <= __expression WHEN __constant_value,
  expression WHEN __constant_value,
 expression WHEN constant value,
 expression WHEN constant value;
 _signal <= __expression WHEN __boolean_expression ELSE
 expression WHEN boolean expression ELSE
expression;
IF expression THEN
 statement;
  statement;
ELSIF expression THEN
  statement;
  statement;
ELSE
__statement;
 statement:
END IF;
CASE __expression IS
WHEN __constant_value =>
 statement;
  statement;
WHEN __constant_value =>
  statement;
  statement;
WHEN OTHERS =>
 statement:
  statement;
END CASE;
<generate label>: FOR <loop id> IN <range> GENERATE
-- Concurrent Statement(s)
END GENERATE;
```

1)	(5 points) For a call instruction at address 0x30, show the state of the stack after the call but
	before the corresponding return. You can omit any data that was on the stack prior to the call
	instruction. Instead of showing an explicit address in the stack pointer, just point to the top of
	the stack.


2) a. (5 points) For the following buses, show the synthesized circuit for an FPGA. Be sure to show inputs and outputs for all entities connected to the bus.



b. (5 points) What potential problem will be identified during synthesis for the circuit in part a?

- 3) (5 points) True/False. A dual-flop synchronizer addresses metastability problems by waiting one cycle to guarantee that the metastable output has stabilized.
- 4) (5 points) Name two situations where the input to a flip-flop may change during the setup and hold window.

- 5) (5 points) In what unique situation can a dual-flop synchronizer be used to synchronize multiple bits?
- 6) (12 points) Show where synchronizers should be used in the following schematic to handle all communication across clock domains. Make sure to label the type of synchronizer. You do not need to show how the synchronizer is implemented.




7) (6 points) *Briefly* describe what will happen while simulating the following 2-process FSMD. Identify the problematic line(s) of code, if any.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity fsmd is
 port(clk: in std logic;
       rst : in std logic;
        go : in std_logic;
        done : out std logic);
end fsmd;
architecture bhv of fsmd is
  type STATE TYPE is (S START, S COUNT, S DONE);
  signal state, next_state : STATE_TYPE;
                           : unsigned(3 downto 0);
  signal count
 constant MAX COUNT VAL : natural := 10;
begin
 process (clk, rst)
 begin
   if (rst = '1') then
     state <= S_START;
    elsif (clk = '1' and clk'event) then
     state <= next_state;</pre>
    end if:
  end process;
  process(go, state, count)
  begin
    case state is
      when S START =>
        done <= '0';
        count <= to unsigned(1, count'length);</pre>
        if (go = '0') then
         next state <= S START;
         next state <= S COUNT;
        end if;
      when S_COUNT =>
        done <= '0';
        count <= count + 1;</pre>
        if (count = MAX_COUNT_VAL) then
         next_state <= S_DONE;</pre>
        else
         next state <= S COUNT;
        end if;
      when S DONE =>
                <= to_unsigned(MAX_COUNT_VAL, count'length);
<= '1';</pre>
        done
        next state <= S DONE;
      when others => null;
    end case;
  end process;
end bhv;
```

8) (12 points) Create a memory initialization file for the following assembly code. Add a comment at the beginning of each instruction. You will likely need to break your answer up into two columns to fit on the page.

```
INPORT0
            EQU
                   $FFFE
OUTPORT0
            EQU
                   $FFFE
BEGIN:
      LDAA INPORTO
      STAA COUNT
AGAIN:
      LDAA
            VALUE
      CLRC
      RORC
      STAA
            VALUE
      LDAA
            COUNT
      DECA
      STAA COUNT
      BNEA AGAIN
      LDAA VALUE
      STAA OUTPORTO
INFINITE LOOP:
      CLRC
      BCCA INFINITE_LOOP
* Data Area
VALUE: dc.b $AA
COUNT: ds.b 1
      END
           BEGIN
Depth = 256;
Width = 8;
Address_radix = hex;
Data_radix = hex;
% Program RAM Data %
Content
 Begin
```

9) (5 points) For the set of implementations shown below, circle the implementations that are Pareto optimal. List any assumptions.



10) (5 points) Although loop unrolling (wide parallelism) and pipelining (deep parallelism) can sometimes achieve the same performance, briefly explain why loop unrolling by itself might not be Pareto optimal.

11) a. (20 points) For the following pseudo-code, create a non-pipelined implementation. List the datapath resources and the corresponding schedule. You do *not* need to show all datapath connections, just the computational resources. Assume all memory accesses take 1 cycle. Assume all operations take 1 cycle, except for the divide, which takes 5 cycles. Show the estimated execution time in cycles assuming the if branch is always taken. If your schedule is non-obvious, make sure to explain.

float $q_val = q[50];$ float m val = m[50];
for (k=0; k < 10000; k++) }
float diff = $q[k] - q_val;$
float diff3 = diff * $\overline{d}$ iff * diff;
if (diff3 $<$ 0) diff3 = diff3 $*$ -1.0;
$a[i] = m_val*m[k]*diff / diff3;$
}

Schedule: Datapath:

