
EEL 4712		Name:				
Midterm 2 – Spring 2012 VERSION 1						
UFID:						
Sign your name h	nere if you would like	e for your test to b	e returned in class:			
	RTANT:					
	ise be neat and wri nable effort, it is as		fully. If we cannot read it with a			
As always, the best answer gets the most points.						
COVER SH	CCT.					
COVER 3FI	CCI.					
Problem#:	Points					
1 (12 points)		_	Total:			
2 (15 points)		_	- Ctan			
3 (14 points)		_				
4 (6 points)		_				
5 (6 points)		_				
6a (16 points)		_				
6b (16 points)		_				
6c (15 points)						
Regrade Info:	 !					

```
ENTITY _entity_name IS
PORT( input name, input name: IN STD LOGIC;
  input vector name: IN STD LOGIC VECTOR( high downto low);
  _bidir_name, __bidir_name : INOUT STD_LOGIC;
  output name, output name: OUT STD LOGIC);
END entity name;
ARCHITECTURE a OF entity name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
-- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a;
__instance_name: __component_name PORT MAP (__component_port => __connect_port,
component port => connect port);
WITH expression SELECT
 _signal <= __expression WHEN __constant_value,
  expression WHEN __constant_value,
 _expression WHEN __constant_value,
_expression WHEN __constant_value;
  signal <= __expression WHEN __boolean_expression ELSE
  expression WHEN __boolean_expression ELSE
expression;
IF expression THEN
 statement;
  statement;
ELSIF expression THEN
  _statement;
  statement;
ELSE
__statement;
 statement:
END IF;
CASE __expression IS
WHEN __constant_value =>
 statement;
  statement;
WHEN __constant_value =>
 statement;
  statement;
WHEN OTHERS =>
 statement;
  statement;
END CASE;
<generate label>: FOR <loop id> IN <range> GENERATE
-- Concurrent Statement(s)
END GENERATE;
type __identifier is type_definition;
subtype identifier is subtype indication;
```

1)	a. (3 points) Write a VHDL type declaration called MY_ARRAY that creates a 1D array with 50 elements, where each element is a 32-bit std_logic_vector. Alternatively, state that VHDL pre-2008 doesn't support this type.
	b. (3 points) Write a VHDL type declaration called MY_ARRAY that creates a 2D array with 640x480 elements, where each element is a 16-bit std_logic_vector. Alternatively, state that VHDL pre-2008 doesn't support this type.
	c. (3 points) Write a VHDL type declaration called MY_ARRAY with an unconstrained range, where each element is a 16-bit std_logic_vector. Alternatively, state that VHDL pre-2008 doesn't support this type.
	d. (3 points) Write a VHDL type declaration called MY_ARRAY with 25 elements, where each element is an unconstrained std_logic_vector. Alternatively, state that VHDL pre-2008 doesn't support this type.

2)	a. (5 points) For the VGA lab, you were required to display the image in different locations. Assuming that the top-left pixel position of the image is represented as (X,Y), define a formula that translates the current pixel position (vcount, hcount) being drawn on the monitor with the pixel position in the image. In other words, show the equations for the row and column address translation. Recall that each image pixel is drawn on the monitor as 8x8 pixels.
	b. (5 points) How many possible colors can be used with the VGA interface used in lab? Explain your answer.
	c. (5 points) The ROM used in lab6 has a 1-cycle read latency. What changes in the rest of the circuit were required to account for this latency?

3) (14 points) Map the following circuit onto 4-input, 2-output LUTs by drawing shapes around each portion of the circuit that is mapped to an individual LUT. Each input to the overall circuit is shown at the top and every output is at the bottom. Be careful not to miss any. Use the minimum number of LUTs.



4) (6 points) In addition to LUTs and CLBs, what are 2 common resources provided by commercial FPGAs? Do not mention interconnect resources.

5) (6 points) *Name* the 3 reconfigurable interconnect resources provided by FPGAs that enable connections between LUTs and CLBs.

6) a. (16 points) Create an FSMD that implements the following pseudo-code. **Do not write VHDL** and instead leave the FSMD in graphical form (i.e., state machine with corresponding operations in each state). Make sure to specify all operations and state transitions. Note that *x*, *y*, *output*, *go*, and *done* are I/O.

```
Inputs: go, x, y
Outputs: output, done
done = 0;  // reset values for outputs
output = 0; // reset values for outputs
while (1) {
       while (go == 0);
       done = 0;
       x_reg = x; // Store input x in a register.
       y reg = y; // Store input y in a register.
       x_{count} = x;
       y_count = y;
       while(x_count != y_count) {
              _if (x_count < y_count)
                     x_count += x_reg;
              else
                     y_count += y_reg;
       output = x_count;
       done = 1;
       while (go == 1);
}
```

b. (16 points) For the same pseudo-code, create a datapath capable of executing the code (ignore the controller in this step). Make sure to show all control signals (i.e., mux select signals, register load signals, comparator output signals). Hint: to make things easier, do not try to share resources. **Do not write any code, just show the datapath.** If you do any non-obvious optimization, make sure to explain.

c. (15 points) For the datapath in the previous step, draw an FSM capable of controlling the datapath to perform the pseudo-code. In each state of the FSM, show the values of your control signals from the previous step that configure the datapath to do the corresponding operations. Hint: to save yourself time, try to use the same states as the FSMD, and just change the operations to the corresponding control signals. Do not write any code, just show the FSM and control signals. Be sure to mention default signal values to save space.