EEL 4712 Midterm 1 – Spring 2011 VERSION 1			Name:				
IMPORTANT: • Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong. • As always, the best answer gets the most points. COVER SHEET:							
Problem#:	Points						
1 (5 points)							
2 (5 points)			Total:				
3 (12 points)							
4 (12 points)							
5 (16 points)							
6 (16 points)							
7 (16 points)							
8 (15 points)	+						
9 (3 points)	3						
Regrade Info	 D:						

```
ENTITY _entity_name IS
PORT(__input_name, __input_name : IN STD_LOGIC;
__input_vector_name : IN STD_LOGIC_VECTOR(__high downto low);
__bidir_name, __bidir_name : INOUT STD_LOGIC;
 output name, output name : OUT STD LOGIC);
END __entity_name;
ARCHITECTURE a OF __entity_name IS
SIGNAL __signal_name : STD_LOGIC;
BEGIN
-- Process Statement
-- Concurrent Signal Assignment
-- Conditional Signal Assignment
-- Selected Signal Assignment
-- Component Instantiation Statement
END a;
 instance name: component name PORT MAP ( component port => connect port,
__component_port => __connect_port);
WITH __expression SELECT
__signal <= __expression WHEN __constant_value,
__expression WHEN __constant_value,
expression WHEN __constant_value,
expression WHEN __constant_value;
__signal <= __expression WHEN __boolean_expression ELSE __expression WHEN __boolean_expression ELSE
__expression;
IF expression THEN
 statement;
 statement;
ELSIF expression THEN
statement;
 statement;
ELSE
__statement;
  statement;
END IF;
CASE __expression IS
WHEN __constant_value =>
__statement;
 statement;
WHEN constant_value =>
__statement;
 statement;
WHEN OTHERS =>
__statement;
 statement;
END CASE;
<generate label>: FOR <loop id> IN <range> GENERATE
-- Concurrent Statement(s)
END GENERATE;
type array_type is array(__upperbound downto __lowerbound);
```

1) (5 points) Given the following ALU entity:

```
library ieee;
use ieee.std_logic_1164.all;

entity ALU is
   generic (
    WIDTH : positive := 16);
   port (
    input1, input2 : in std_logic_vector(WIDTH-1 downto 0);
    sel : in std_logic_vector(3 downto 0);
    output : out std_logic_vector(WIDTH-1 downto 0));
end ALU;
```

show the corresponding value of the width generic next to each of the following instantiations:

2) (5 points) True/false. If an entity doesn't specify a default value for a generic, and an instantiation of the entity does not use a generic map, then the generic defaults to 32.

3) (12 points) Identify the violation of the *synthesis coding guidelines for combinational logic* discussed in class (there is only one), and the effect on the synthesized circuit.


```
process(state, go)
begin
  next_state <= state;</pre>
  case state is
   when STATE 0 =>
     done <= '0';
output <= "00";
     if (go = '1') then
       next_state <= STATE_1;</pre>
     end if;
    when STATE_1 =>
     output - <= "01";
     if (go = '1') then
       next state <= STATE 2;</pre>
     end if;
    when STATE_2 =>
     next state <= STATE 3;</pre>
     end if;
    when STATE_3 =>
     if (go = '1') then
       next state <= STATE 0;
     end if;
    when others => null;
  end case;
end process;
```

4) (12 points) For the following entity, fill in the waveform for "output" of each architecture assuming the values shown are in decimal format:

```
entity ADD is
  port (
    input1, input2 : in std_logic_vector(15 downto 0);
    output : out std_logic_vector(15 downto 0);
    overflow
                   : out std logic);
end ADD;
architecture BHV1 of ADD is
 signal temp : unsigned(16 downto 0);
begin
  process(input1, input2)
  begin
   temp
             <= unsigned("0"&input1) + unsigned("0"&input2);</pre>
   output <= std logic vector(temp(15 downto 0));</pre>
    overflow <= std logic(temp(16));</pre>
  end process;
end BHV1;
architecture BHV2 of ADD is
begin
  process(input1, input2)
    variable temp : unsigned(16 downto 0);
  begin
             := unsigned("0"&input1) + unsigned("0"&input2);
    output <= std logic vector(temp(15 downto 0));</pre>
   overflow <= std logic(temp(16));</pre>
  end process;
end BHV2;
architecture BHV3 of ADD is
 signal temp : unsigned(16 downto 0);
begin
           <= unsigned("0"&input1) + unsigned("0"&input2);</pre>
  output <= std_logic_vector(temp(15 downto 0));</pre>
  overflow <= std logic(temp(16));</pre>
end BHV3;
```

Input1	0	0	10	10	100
Input2	1	2	1	2	1
Output (BHV1)					
Output (BHV2)					
			-		
Output (BHV3)					

5) (16 points) Fill in the code provided below to create a ripple carry adder with generic width. *You must use a structural architecture with the provided generate loop* that connects together the full-adder (FA) components. The circuit should look like this:




```
entity adder is
  generic (
   WIDTH :
                positive := 8);
  port (
   x, y : in std_logic_vector(WIDTH-1 downto 0);
    cin : in std_logic;
   s : out std_logic_vector(WIDTH-1 downto 0);
cout : out std_logic);
end adder;
architecture RIPPLE CARRY of adder is
 component fa
   port (
      x, y, cin : in std logic;
      s, cout : out std logic);
  end component;
Begin
 U ADD : for i in 0 to WIDTH-1 generate
    U FA : fa port map (
);
  end generate U ADD;
```

6) (16 points) Draw a schematic for the register-transfer-level (RTL) circuit that will be synthesized from the following VHDL code. Clearly label all inputs, outputs, and show the corresponding location of internal signals.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity bhv_test is
  port (
    clk, rst
                : in std logic;
    input1, input2 : in std_logic_vector(7 downto 0);
    input3, input4 : in std logic vector(7 downto 0);
                : in std_logic_vector(7 downto 0);
    input5
    output
                  : out std_logic_vector(7 downto 0));
end bhv test;
architecture BHV of bhv test is
  signal add1, add2, add3 : std_logic_vector(7 downto 0);
  signal delay1, delay2 : std_logic_vector(7 downto 0);
begin
  process(clk, rst)
  begin
    if (rst = '1') then
      add1 <= (others => '0');
      add2 <= (others => '0');
      add3 <= (others => '0');
      delay1 <= (others => '0');
      delay2 <= (others => '0');
    elsif (clk'event and clk = '1') then
      add1 <= std_logic_vector(unsigned(input1)+unsigned(input2));</pre>
      add2 <= std_logic_vector(unsigned(input3)+unsigned(input4));</pre>
      add3 <= std_logic_vector(unsigned(add1)+unsigned(add2));</pre>
      delay1 <= input5;</pre>
      delay2 <= delay1;</pre>
    end if;
  end process;
  output <= std_logic_vector(unsigned(add3)+unsigned(delay2));</pre>
end BHV;
```

7) (16 points) Fill in the skeleton code to implement the following Moore finite state machine, *using* the 2-process FSM model. Use the next page if extra room is needed.



8)	a. (5 points) Define the logic for the generate and propagate bits for a single bit i of a carry-lookahead adder in terms of the x and y inputs.
	b. (5 points) Define the block propagate and block generate for a 4-bit CLA, assuming p_i is the propagate of a single bit and g_i is the generate of a single bit.
	c. (5 points) Describe the tradeoffs between a ripple-carry adder and a carry-lookahead adder.
	d. (3 extra credit points) What realistic limitation prevents a carry-lookahead adder from achieving a constant delay for any width?
9)	(3 free points) Why do I try to avoid multiple choice questions on tests? a) because they are confusing b) because there are multiple possible answers c) because there are too many choices d) because there are multiple possible answers e) a + b f) b + c g) a + b + c h) b + c + d i) a + b + c + d j) all of the above k) some of the above l) b xor c nand h m) true n) false o) neither