### **IMPORTANT:**

- Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.
- As always, the best answer gets the most points.

#### **COVER SHEET:**

Problem:	Points:	
1 (18 pts)		Total
2 (18 pts)		
3 (12 pts)		
4 (24 pts)		
5 (18 pts)		
6. (10 pts)		

Re-Grade Information:							


END Prob1Arch;

# 1. VHDL Analysis (circuit synthesis)

```
Given the following VHDL specification, draw the corresponding circuit.
ENTITY T1Prob1 IS
   PORT (sysClk: IN STD_LOGIC;
         D
                : IN STD LOGIC;
         Z
                : OUT STD LOGIC VECTOR (4 DOWNTO 0));
END T1Prob1;
ARCHITECTURE Prob1Arch OF T1Prob1 IS
SIGNAL tempZ: STD_LOGIC;
SIGNAL q, x : STD_LOGIC_VECTOR(3 DOWNTO 0);
COMPONENT altROM
   PORT (addr
                      : IN STD LOGIC VECTOR (0 TO 3);
         CS, outEn
                      : IN STD LOGIC;
                      : OUT STD LOGIC VECTOR (3 DOWNTO 0));
         outData
END COMPONENT;
BEGIN
   PROCESS
         BEGIN
         Wait Until (sysClk'event AND sysClk = '1');
             loop1: FOR i IN 0 TO 2 loop
                   loop2: FOR j IN 0 to 2 loop
                       q(i+1) \leq q(i);
                   end loop;
             end loop:
             q(0) <= D;
             x \ll (others =>'0');
             if q = x then
                tempZ <= '1';
             else
                tempZ \le '0';
             end if:
   END PROCESS:
   altROM PORT MAP (q, tempZ,'1', Z(4 DOWNTO 1));
   Z(0) \le \text{temp}Z;
```

### 1. (continued) Put answer for Problem 1 here:

### 2. VHDL specification



- Put your answer for Probem 2 on the next page.
- PD is a D flip-flop (and XOR gate) with synchronous LD and CLR. CLR has priority over LD.
- SR is a 32-bit shift register: If SHF = 1, it will synchronously shift right, else "hold".

**2. (continued)** Complete the following VHDL code to define the above circuit. All your code in the architecture *must* be inside the **one PROCESS statement**.

**ENTITY Prob2Circuit IS** 

PORT(LD, CLR, IN, CLK, SHF: IN STD\_LOGIC;

PAR, Z: OUT STD\_LOGIC);

END Prob4Circuit;

ARCHITECTURE behaviorArch OF Prob4Circuit

**SIGNAL** 

**BEGIN** 


PROCESS (


- ) -- All your code must be inside this one PROCESS statement.
  - -- The best answer gets the most points.

**END PROCESS** 

**END** behaviorArch;

3. Using the GENERIC feature of VHDL, complete the following code that will define a "generic" component named genMUXDff shown in Figure 3(a). The generic component has "N" slices, each of which contains a D flip-flop and a 2-to-1 MUX as shown in Figure 3(b). Also, the output ZFlag is true when all the D flip-flops contain '0'.





LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

USE ieee.std\_logic\_unsigned.all;

ENTITY genMUXDff IS

GENERIC (N: INTEGER :=8)

END genMUXDff;

ARCHITECTURE genArch OF genMUXDff IS

**SIGNAL** 

**BEGIN** 

PROCESS (


) -- All code should be inside a single

-- PROCESS block


4. Based on on the VHDL code on the next page, complete the following timing diagrams.

24 pts.

(a) Complete the following timing diagram for X = 0. Please show delays and go as far as you can. (12 pts.)




(a) Complete the following timing diagram for X = '1'. Please show delays and go as far as you can. (12 pts.)



#### Code used for Problem 4:

```
ENTITY T1Prob4 IS
       PORT ( Clock, Resetn, X : IN countOut : OUT
                                           STD_LOGIC;
                                   : OUT STD_LOGIC_Vector (1 DOWNTO 0);
              countOut
                                   :OUT STD_LOGIC);
               Y,Z,W
END T1Prob4;
ARCHITECTURE Behavior OF T1Prob4 IS
       SIGNAL count: STD_LOGIC_Vector (1 DOWNTO 0);
BEGIN
       WITH count SELECT
              W <= '1' WHEN "00",
                   '1' WHEN "01",
                   '0' WHEN OTHERS;
       PROCESS (Resetn, Clock)
       BEGIN
              IF Resetn = '0' THEN
                     count <= "01";
              ELSIF (Clock'EVENT AND Clock = '1') THEN
                     Z \le '0';
                     CASE count IS
                            WHEN "10" =>
                                   IF X = '0' THEN
                                           count <= "00";
                                           Z \le '1';
                                   ELSE count <= "11";
                                   END IF;
                            WHEN "11" =>
                                   count <= "01":
                                   Z \le '1';
                            WHEN "01" =>
                                   IF X = 0 THEN count = 10;
                                   ELSE count <= "00";
                                   END IF:
                            WHEN "00" =>
                                   count <= "10";
                                   Z \le '1';
                            WHEN OTHERS =>
                                   count <= "10";
                     END CASE:
              END IF:
       END PROCESS;
       PROCESS (count, X)
       BEGIN
              CASE count IS
                     WHEN "10" => Y \le '1';
                     WHEN "11" => IF X = '1' THEN Y <= '1';
                                   ELSE Y <= '0';
                                   END IF;
                     WHEN OTHERS => Y <= '0';
              END CASE:
              countOut <= count;</pre>
       END PROCESS:
  END Behavior;
```

5. 3-bit LCA Adder




## Some useful equations:

$$\begin{split} S_{i+1} &= A_i \; XOR \; B_i \; XOR \; C_i \\ C_{i+1} &= A_i \; AND \; B_i \; OR \; (A_i \; OR \; B_i) \; AND \; C_i \\ G_i &= A_i \; AND \; B_i \\ P_i &= A_i \; OR \; B_i \end{split}$$


Show above is a 3-bit look-ahead carry LCA generator (lca3gen). It functions exactly like the lca2gen you designed in Lab 3, except it is a 3-bit slice.

(a) Give the necessary equations for lca3gen (in the form of sum-of-product and as a function of only the inputs (Ci, Pi, Gi, Pi+1, Gi+1, Pi+2, and Gi+2). (5 pts.)

(b) Using 8 of the following full adder components, any number of Ica3gen, and any additional gates, draw the circuit diagram of an 8-bit adder with carry lookahead (on the next page). (13 pts.)



• The circuit diagram should show exactly how the components are connected. However, you can use labels when appropriate, instead of drawing the connections.



EEL	4712	– Digi	tal De	sign	
Test	1 - S	oring S	Semes	ster	2009

6. EEL4712 Trivia.

10 pts.

(a) The following is the VHDL file given in the SignalTap II tutorial. Draw the corresponding cirucuit. Note that RISING\_EDGE(CLOCK\_50) is equivalent to (CLOCK\_50'EVENT AND CLOCK\_50 = '1') (3 pts.)

```
ENTITY switches IS

PORT ( CLOCK_50 : IN STD_LOGIC;

SW : IN STD_LOGIC_VECTOR(7 DOWNTO 0);

LEDR : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));

END switches;

ARCHITECTURE Behavior OF switches IS

BEGIN

PROCESS (CLOCK_50)

BEGIN

IF(RISING_EDGE(CLOCK_50)) THEN

LEDR <= SW;

END IF;

END PROCESS;

END Behavior;
```

Put circuit for Part (a) here.

- (b) In the SignalTap II tutorial, you were instructed to select:
  - SW[7..0] as the nodes to probe
  - CLOCK\_50 as clock to run the SignalTap module
  - SW[0] as the trigger condition and select "high" for it

After you downloaded the design onto the board, briefly explain how the SignalTap works when the analysis is run. (3 pts.)

- (c) In performance point of view, for combinatorial circuits, is it better to use a Process block or concurrent statements (e.g., WITH SELECT)? For credit, please explain. (2 pts.)
- (d) In performance point of view, for sequential circuits (e.g., registers), is it better to use a Process block or concurrent statements? For credit, please explain. (2 pts.)

**END CASE:** 

```
ENTITY __entity_name IS
       PORT(__input_name, __input_name
                                            : IN STD LOGIC;
             __input_vector_name
                                             : IN STD_LOGIC_VECTOR(__high downto __low);
             __bidir_name, __bidir_name
                                             : INOUT
                                                        STD_LOGIC;
              _output_name, __output_name
                                             : OUT
                                                        STD_LOGIC);
END entity name;
ARCHITECTURE a OF __entity_name IS
       SIGNAL signal name: STD LOGIC;
       SIGNAL __signal_name : STD_LOGIC;
BEGIN
       -- Process Statement
       -- Concurrent Signal Assignment
       -- Conditional Signal Assignment
      -- Selected Signal Assignment
       -- Component Instantiation Statement
END a;
SIGNAL __signal_name : __type_name;
__instance_name: __component_name PORT MAP (__component_port => __connect_port,
                                                __component_port => __connect_port);
WITH expression SELECT
       __signal <= __expression WHEN __constant_value,
                 __expression WHEN __constant_value,
                 __expression WHEN __constant_value,
                 expression WHEN constant value;
__signal <= __expression WHEN __boolean_expression ELSE
          __expression WHEN __boolean_expression ELSE
          __expression;
IF expression THEN
  statement;
    statement:
ELSIF __expression THEN
  __statement;
    statement:
ELSE
  __statement;
   _statement;
END IF;
WAIT UNTIL __expression;
CASE expression IS
       WHEN __constant_value =>
         __statement;
          statement;
       WHEN __constant_value =>
         __statement;
          statement;
       WHEN OTHERS =>
         statement;
           statement;
```