Lab 1: Introduction to EEL 4712 Digital Design Lab

EEL 4712 – Spring 2012

Objective:

The objective of this lab is to introduce the software and hardware development tools to be used in EEL 4712 to design, construct, and test digital circuits. In particular, you will review the use of the Quartus2 software package from Altera for the synthesis of a digital design. You will be creating an 8-bit counter using the schematic features of Quartus, and a 4-bit ripple-carry adder using VHDL. Both designs will be synthesized in Quartus and simulated in ModelSim (Altera edition). Also, you will be introduced to the UF-4712 board and to the techniques of using an oscilloscope and logic state analyzer (LSA) to test a constructed digital circuit.

Required tools and parts:

Quartus2, ModelSim-Altera Starter Edition, UF-4712 board, oscilloscope, logic state analyzer (LSA), SignalTap.

Pre-requisite:

You must be "up-to-speed" with Quartus and ModelSim before coming to lab. Perform Tutorials 1 and 3 (Appendices B and D) in the textbook if necessary in addition to any tutorials posted on the website. Also, download and read the UF-4712 documents before coming to lab.

Pre-lab requirements:

- 1. Read the following documents before you come into the lab:
 - Tutorials for LSA and oscilloscope
 - Tutorial for SignalTap II Logic Analyzer
 - Tutorial for ModelSim
 - UF-4712 Board documents
- 2. Schematic capture and simulate an 8-bit counter.

Use the Quartus2 graphical editor to create a .bdf file called counter.bdf that contains the design of an 8-bit, synchronous, binary counter that functions as shown below:

| clr_n | ld_n | enable | Function |
|-------|------------|------------|-------------------------------------|
| 0 | Don't care | Don't care | synchronous CLEAR |
| 1 | 0 | Don't care | synchronous LOAD (loads data input) |
| 1 | 1 | 1 | Count up |
| 1 | 1 | 0 | Hold |

- The counter should have the following input pins:
 - o clk, clr_n, ld_n, enable, data0-7 (8 separate pins)
- The counter should have the following output pins:
 - o output0-7 (8 separate pins), rco (ripple-carry output)
- Make sure to use these exact names, or the provided testbench won't work.
- To create the counter, you are to use two 74163 counters (from the "others/maxplus2" library) and the appropriate input and output connectors.
- Just as the 74163, the 8-bit counter has a ripple-carry output (RCO).
- IMPORTANT: When creating the Quartus project, make sure to use the following options:
 - On the Family&Device Settings screen, select Cyclone II EP2C8T144C8
 - On the EDA Tools Settings screen, under "simulation", select ModelSim-Altera as the simulator and choose VHDL as the format.
- Implement the design by clicking the "Compile Design" option.

Lab 1: Introduction to EEL 4712 Digital Design Lab

EEL 4712 - Spring 2012

- Perform a <u>functional</u> simulation for the circuit. A functional simulation ignores the timing of the device and assumes that all signals update simultaneously (i.e., all propagation delays are 0).
 - Create a project in ModelSim-Altera. Add the following files to the project. First, in your Quartus project directory, there should be a simulation/modelsim directory. Inside of that directory is a .vho file with the same name as your project. Add this file to the ModelSim project. Also, add the provided testbench counter tb.vhd.
 - Compile both files. If there are errors, try compiling again because an incorrect compilation order can cause this problem. If there are errors in the testbench, you likely didn't name your I/O correctly in your Quartus schematic.
 - Select Simulate->Start simulation
 - On the Design tab select work->counter tb, which is the testbench.
 - In the Objects window, select the signals you would like to monitor and drag them into the Wave view.
 - Click the Run –all button, or alternatively, keep clicking the Run button until a "Simulation Finished" message is printed.
 - In the Transcript/Console window, check for any failed assertions messages. If something went wrong in your design, these error messages will tell you when the errors occurred.
- Perform a timing simulation for the circuit.
 - Fortunately, not much changes for a timing simulation. Assuming you already have the project created, select Simulate->Start Simulation. You might need to select End Simulation if you are still doing the functional simulation.
 - Quartus uses a .sdo file to annotate simulations with actual propagation delays. To include this in your ModelSim project, select the SDF tab (on the dialog box that comes up after Start Simulation). Add the .sdo file that is in the quartus_project/simulation/modelsim directory. This should be the same directory as the .vho file that you previously added. IMPORTANT: In the "Apply to Region" text box, make sure to type /UUT. I'll explain this later, for now just remember to do it.
 - Everything else is the same as the functional simulation. Note that in the resulting waveforms, the outputs are delayed by a small amount, instead of changing immediately on every rising clock edge.

Turn in on e-learning: the design of the 8-bit counter (.bdf file) and screenshots of working functional and timing simulations that show "Simulation Finished" without any assertion errors.

- 3. Design and simulate a 4-bit ripple-carry adder: VHDL specification.
 - Create a full adder entity in VHDL, using the template provided on the website (fa.vhd). Do not change the names of any port signals.
 - Perform a functional simulation of the full adder in ModelSim using the provided testbench (fa_tb.vhd). When working with VHDL you do not have to synthesize first, like you did when working with the schematic. Instead of including the .vho file, simply include the fa.vhd file instead. In fact, for this step, you do not need Quartus at all. Take a screenshot of the working simulation (i.e., no assertion errors). If there are assertion errors on the console, then something is wrong with your code.

Lab 1: Introduction to EEL 4712 Digital Design Lab

EEL 4712 - Spring 2012

- Create a 4-bit ripple-carry adder in VHDL using a structural architecture (e.g., port map statements) that combines four of your full adders into a 4-bit ripple-carry adder. Make sure to use the template provided on the website (adder.vhd). Do not change any of the port signals.
- Perform a functional simulation of the ripple-carry adder in ModelSim using the provided testbench (adder tb.vhd). Take a screenshot of the working simulation.
- Perform a timing simulation of the ripple-carry adder by first synthesizing the code in Quartus, and then importing the .vho and .sdo files into ModelSim. Use the same testbench as the previous step. Take a screenshot of the working simulation.

Turn in on e-learning: all vhdl files and simulation screenshots (3)

Pre-lab turn in instructions:

When turning in the pre-lab exercises, make sure to have separate directories for part 2 and 3. Zip both of these directories and turn in the zip file.

In-lab procedure:

- 1. The TA will give you a demonstration of
 - the use of the oscilloscope to test the counter
 - · the use of the LSA to test the counter
 - the use of the SignalTap II LSA
- 2. Using Quartus, assign pins and download the 8-bit counter from the pre-lab to your UF-4712 board.
- 3. Perform the LSA tutorial. Demonstrate to your TA your knowledge of the LSA.
- 4. Based on the *Tutorial for SignalTap II Logic Analyzer*, use the SignalTap II tool from Quartus to obtain a waveform display of your 8-bit counter. Demonstrate the output to the TA.
- 5. Perform the oscilloscope tutorial. Demonstrate to your TA your knowledge of the oscilloscope.

Lab report: (In-lab part only)

• There is no lab report for this lab.